SH7261 datasheet(119/1348 Pages) RENESAS

119 / 1348 page

Section 4 Clock Pulse Generator (CPG)

Rev. 2.00 Sep. 07, 2007 Page 87 of 1312

REJ09B0320-0200

4.4

The clock pulse generator has the following registers.

Table 4.4

Abbreviation R/W

Initial Value Address

Access Size

Frequency control register

FRQCR

R/W

H'1003

H'FFFE0010 16

CKIO control register

CKIOCR

R/W

H'10/H'00

H'FFFE3894 8, 16, 32

4.4.1

Frequency Control Register (FRQCR)

FRQCR is a 16-bit readable/writable register used to specify whether a clock is output from the

CKIO pin in software standby mode, the frequency multiplication ratio of PLL circuit 1, and the

frequency division ratio of the internal clock and peripheral clock (P

φ). Only word access can be

used on FRQCR.

FRQCR is initialized to H'1003 only by a power-on reset or in deep standby mode. FRQCR retains

its previous value by a manual reset or in software standby mode. The previous value is also

retained when an internal reset is triggered by an overflow of the WDT.

987654321

0001000000000011

R/W

Bit:

Initial value:

R/W:

———

CKOEN

—

STC[2:0]

—

IFC[2:0]

RNGS

PFC[2:0]

Bit

Bit Name

Initial

Value

R/W

Description

15 to 13



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

SH7261 Datasheet(PDF) 119 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL