Electronic Components Datasheet Search
  English  ▼

X  

HD64F2602 Datasheet(PDF) 93 Page - Renesas Technology Corp

Part # HD64F2602
Description  16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2602 Datasheet(HTML) 93 Page - Renesas Technology Corp

Back Button HD64F2602 Datasheet HTML 89Page - Renesas Technology Corp HD64F2602 Datasheet HTML 90Page - Renesas Technology Corp HD64F2602 Datasheet HTML 91Page - Renesas Technology Corp HD64F2602 Datasheet HTML 92Page - Renesas Technology Corp HD64F2602 Datasheet HTML 93Page - Renesas Technology Corp HD64F2602 Datasheet HTML 94Page - Renesas Technology Corp HD64F2602 Datasheet HTML 95Page - Renesas Technology Corp HD64F2602 Datasheet HTML 96Page - Renesas Technology Corp HD64F2602 Datasheet HTML 97Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 492 page
background image
Section 5 Interrupt Controller
Rev. 1.00 Jan. 21, 2008 Page 61 of 456
REJ09B0425-0100
Section 5 Interrupt Controller
5.1
Features
• Two interrupt control modes
 Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in
the system control register (SYSCR).
• Priorities settable with IPR
 An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority
levels can be set for each module for all interrupts except NMI. NMI is assigned the
highest priority level of 8, and can be accepted at all times.
• Independent vector addresses
 All interrupt sources are assigned independent vector addresses, making it unnecessary for
the source to be identified in the interrupt handling routine.
• Seven external interrupts
 NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling
edge can be selected for NMI. Falling edge, rising edge, or both edge detection, or level
sensing, can be selected for IRQ0 to IRQ5.
• DTC control
 The DTC can be activated by an interrupt request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com