Electronic Components Datasheet Search
  English  ▼

X  

HD64F2602 Datasheet(PDF) 21 Page - Renesas Technology Corp

Part # HD64F2602
Description  16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2602 Datasheet(HTML) 21 Page - Renesas Technology Corp

Back Button HD64F2602 Datasheet HTML 17Page - Renesas Technology Corp HD64F2602 Datasheet HTML 18Page - Renesas Technology Corp HD64F2602 Datasheet HTML 19Page - Renesas Technology Corp HD64F2602 Datasheet HTML 20Page - Renesas Technology Corp HD64F2602 Datasheet HTML 21Page - Renesas Technology Corp HD64F2602 Datasheet HTML 22Page - Renesas Technology Corp HD64F2602 Datasheet HTML 23Page - Renesas Technology Corp HD64F2602 Datasheet HTML 24Page - Renesas Technology Corp HD64F2602 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 492 page
background image
Rev. 1.00 Jan. 21, 2008 Page xxi of xxxii
Figures
Section 1 Overview
Figure 1.1 Block Diagram .............................................................................................................. 2
Figure 1.2 Pin Arrangement............................................................................................................ 3
Section 2 CPU
Figure 2.1 Exception Vector Table (Normal Mode)..................................................................... 13
Figure 2.2 Stack Structure in Normal Mode................................................................................. 13
Figure 2.3 Exception Vector Table (Advanced Mode)................................................................. 14
Figure 2.4 Stack Structure in Advanced Mode............................................................................. 15
Figure 2.5 Memory Map............................................................................................................... 16
Figure 2.6 CPU Registers ............................................................................................................. 17
Figure 2.7 Usage of General Registers .........................................................................................18
Figure 2.8 Stack............................................................................................................................ 19
Figure 2.9 General Register Data Formats (1).............................................................................. 22
Figure 2.9 General Register Data Formats (2).............................................................................. 23
Figure 2.10 Memory Data Formats...............................................................................................24
Figure 2.11 Instruction Formats (Examples) ................................................................................ 36
Figure 2.12 Branch Address Specification in Memory Indirect Mode ......................................... 40
Figure 2.13 State Transitions ........................................................................................................ 44
Section 3 MCU Operating Modes
Figure 3.1 Address Map ............................................................................................................... 49
Section 4 Exception Handling
Figure 4.1 Reset Sequence (Advanced Mode with On-Chip ROM Enabled)............................... 54
Figure 4.2 Reset Sequence (Advanced Mode with On-Chip ROM Disabled:
Cannot be Used in this LSI) ....................................................................................... 55
Figure 4.3 Stack Status after Exception Handling ........................................................................ 59
Figure 4.4 Operation when SP Value is Odd................................................................................ 60
Section 5 Interrupt Controller
Figure 5.1 Block Diagram of Interrupt Controller........................................................................ 62
Figure 5.2 Block Diagram of Interrupts IRQ0 to IRQ5 ................................................................ 69
Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in
Interrupt Control Mode 0 ............................................................................................ 74
Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Control Mode 2..................... 76
Figure 5.5 Interrupt Exception Handling ......................................................................................78
Figure 5.6 Contention between Interrupt Generation and Disabling ............................................ 81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com