Electronic Components Datasheet Search
  English  ▼

X  

M30245 Datasheet(PDF) 86 Page - Renesas Technology Corp

Part # M30245
Description  RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES
PDF  367 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M30245 Datasheet(HTML) 86 Page - Renesas Technology Corp

Back Button M30245 Datasheet HTML 82Page - Renesas Technology Corp M30245 Datasheet HTML 83Page - Renesas Technology Corp M30245 Datasheet HTML 84Page - Renesas Technology Corp M30245 Datasheet HTML 85Page - Renesas Technology Corp M30245 Datasheet HTML 86Page - Renesas Technology Corp M30245 Datasheet HTML 87Page - Renesas Technology Corp M30245 Datasheet HTML 88Page - Renesas Technology Corp M30245 Datasheet HTML 89Page - Renesas Technology Corp M30245 Datasheet HTML 90Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 367 page
background image
Rev.2.00 Oct 16, 2006
page 77 of 354
REJ09B0340-0200
M30245 Group
2. SIM interface
In receiving data in UARTi (i=0 to 3) mode (used for SIM interface), choose functions from those listed in
Table 2.4.7. Operations of the circled items are described below. Figure 2.4.16 shows the operation
timing, and Figures 2.4.17 to 2.4.18 show the set-up procedures.
2.4.6 Operation of Serial I/O (reception used for SIM interface)
Table 2.4.7. Choosed functions
(1) Setting the transmit enable bit and receive enable bit to “1” readies data-receivable status.
(2) When the first bit (the start bit) of reception data is received from the RxDi (i=0 to 3) pin, data
is received, bit by bit, in sequence: LSB, ····, MSB, and stop bit(s).
(3) When the stop bit(s) is (are) received, the content of the UARTi (i=0 to 3) receive register is
transmitted to the UARTi (i=0 to 3) receive buffer register.
At this time, the receive complete flag goes to “1” to indicate that the reception is completed,
and the UARTi (i=0 to 3) receive interrupt request bit goes to “1”.
(4) The receive complete flag goes to “0” when the lower-order byte of the UARTi (i=0 to 3) buffer
register is read.
(5) When the parity error is occurred, TXDi (i=0 to 3) pin goes to “L” level.
• Set the RxDi and CLKi pins' port direction register to “0”.
• Select N-channel open drain output for TxDi (i=0 to 3) pin with data output select bit of UARTi
(i=0 to 3) transmit/receive control register 0.
Operation
Note
Item
Set-up
Transfer data
format
Direct format
Inverse format
O
Item
Set-up
Transfer clock
source
Internal clock (f1/f8/f32)
External clock (CLKi pin)
O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com