SH7052 datasheet(373/919 Pages) RENESAS

373 / 919 page

347

Pø

TCNT1A

Clock

TCNT1A

OSBR1

567A

Edge detection signal

(from channel 0)

567E

567D

567C

567B

567A

5679

5678

0005

0004

0003

0002

0001

0000

0003

Figure 10.20 Twin-Capture Operation

10.3.9

PWM Timer Function

Channels 6 and 7 can be used unconditionally as PWM timers using external pins (TO6A to

TO6D, TO7A to TO7D).

In channels 6 and 7, when the corresponding bit is set in the timer start register (TSTR) and the

free-running counter (TCNT) is started, the counter counts up until its value matches the

corresponding cycle register (CYLR). When TCNT matches CYLR, it is cleared to H'0001 and

starts counting up again from that value. At this time, 1 is output from the corresponding external

pin. An interrupt request can be sent to the CPU by setting the corresponding bit in the timer

interrupt enable register (TIER). If a value has been set in the duty register (DTR), when TCNT

matches DTR, 0 is output to the corresponding external pin. If the DTR value is H'0000, the

output does not change (0% duty). A duty of 100% is specified by setting DTR = CYLR. Do not

set a value in DTR that will result in the condition DTR > CYLR.

Channels 6 and 7 have buffers (BFR); the BFR value is transferred to DTR when TCNT matches

CYLR. The duty value written into BFR is reflected in the output value in the cycle following that

in which BFR is written to.

An example of PWM timer operation is shown in figure 10.21.

In the example in figure 10.21, H'0004 is set in channel 6 CYLR6A, and H'0002, H'0000 (0%),

H'0004 (100%), and H'0001 in BFR6A.

SH7052 Datasheet(PDF) 373 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 373 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL