SH7052 datasheet(374/919 Pages) RENESAS

374 / 919 page

348

Pø

TST6A

TCNT6A

Clock

TCNT6A

CYLR6A

BFR6A

DTR6A

TO6A

TSR6

Write to

BFR6A

No PWM output for 1 cycle

after activation

Cycle

Data = 0000

Data = 0004

Data = 0001

Cycle

Duty = 100%

Cycle

Duty = 0%

Cleared by software

0001

0004

0000

0002

0004

0003

0002

0001

0004

0003

0002

0001

0004

0003

0002

0001

0004

0003

0002

0001

0002

0003

0004

0001

0004

0000

Figure 10.21 PWM Timer Operation

Channel 6 can be used in complementary PWM mode by making a setting in the PWM mode

control register (PMDR). On-duty or off-duty can also be selected with a setting in PMDR.

When TCNT6 is started by a setting in TSTR, it starts counting up. When TCNT6 reaches the

CYLR6 value, it starts counting down, and on reaching H'000, starts counting up again. The

counter status is shown by TSR6. When TCNT6 underflows, an interrupt request can be sent to the

CPU by setting the corresponding bit in TIER. When TCNT6 matches the duty register (DTR6)

value, the output is inverted. The output prior to the match depends on the PMDR setting. When a

value including dead time is set in DTR6, a maximum of 4-phase PWM output is possible. Data

transfer from BFR6 to DTR6 is performed when TCNT6 underflows.

An example of channel 6 complementary PWM mode operation is shown in figure 10.22.

In the example in figure 10.22, H'0004 is set in channel 6 CYLR6A, and H'0002, H'0003, H'0004

(100%), and H'0000 (0%) in BFR6A.

SH7052 Datasheet(PDF) 374 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 374 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL