Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 412 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 412 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 408Page - Renesas Technology Corp SH7052 Datasheet HTML 409Page - Renesas Technology Corp SH7052 Datasheet HTML 410Page - Renesas Technology Corp SH7052 Datasheet HTML 411Page - Renesas Technology Corp SH7052 Datasheet HTML 412Page - Renesas Technology Corp SH7052 Datasheet HTML 413Page - Renesas Technology Corp SH7052 Datasheet HTML 414Page - Renesas Technology Corp SH7052 Datasheet HTML 415Page - Renesas Technology Corp SH7052 Datasheet HTML 416Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 412 / 919 page
background image
386
Sample Setup Procedure for Channel 10 Missing-Teeth Detection: An example of the setup
procedure for missing-teeth detection is shown in figure 10.63.
1. Set port B control register H (PBCRH) or port L control register L (PLCRL), corresponding to
the port for input of the external signal (missing-teeth signal), to ATU edge input (TI10).
2. Set 1st-stage counter clock ø' in prescaler register 4 (PSCR4). Set the external input (TI10)
cycle multiplication factor with the PIM bits in timer I/O control register 10 (TIOR10), and
enable reload register 10C (RLD10C) updating with the RLDEN bit. Select the external input
edge type with the CKEG bits in timer control register 10 (TCR10).
3. Set general register 10G (GR10G) to the compare-match function with bit IO10G in TIOR10.
Also, an interrupt request can be sent to the CPU upon compare-match by making a setting in
interrupt enable register 10 (TIER10).
4. Set the timing for compare-match generation in GR10G according to the multiplication factor
and number of missing-teeths in the missing-teeth interval set in step 1.
5. Set the corresponding bit to 1 in timer start register 1 (TSTR1) to start the channel 10 count. A
compare-match occurs when the values in free-running counter 10G (TCNT10G) and GR10G
match.
Note:
The TCNT10G counter clock is generated according to the external input edge interval
and multiplication factor selected in step 1, and the counter is cleared to H'0000 by an
external input edge.
Set port-ATU-II connection
1
Select counter clock
2
Set missing-teeth timing
4
Start counter
5
Set compare-match
3
Interrupt requests to CPU
Start
Figure 10.63 Sample Setup Procedure for Missing-Teeth Detection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com