SH7052 datasheet(498/919 Pages) RENESAS

498 / 919 page

472

0/1

TDRE

TEND

Parity

bit

Parity

bit

Serial

data

Start

bit

Data

Stop

bit

Start

bit

Data

Stop

bit

Idling

(marking)

TXI

interrupt

request

TXI interrupt

handler writes

data in TDR

and clears

TDRE to 0

TXI interrupt

request

TEI interrupt request

1 frame

0/1

Figure 14.6 SCI Transmit Operation in Asynchronous Mode

(Example: 8-Bit Data with Parity and One Stop Bit)

Receiving Serial Data (Asynchronous Mode): Figures 14.7 and 14.8 show a sample flowchart

for receiving serial data. The procedure is as follows (the steps correspond to the numbers in the

flowchart).

1. SCI initialization: Set the RxD pin using the PFC.

2. Receive error handling and break detection: If a receive error occurs, read the ORER, PER,

and FER bits of SSR to identify the error. After executing the necessary error handling, clear

ORER, PER, and FER all to 0. Receiving cannot resume if ORER, PER or FER remain set to

1. When a framing error occurs, the RxD pin can be read to detect the break state.

3. SCI status check and receive-data read: Read the serial status register (SSR), check that RDRF

is set to 1, then read receive data from the receive data register (RDR) and clear RDRF to 0.

The RXI interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.

4. Continue receiving serial data: Read RDR and the RDRF bit and clear RDRF to 0 before the

stop bit of the current frame is received. If the DMAC is started by a receive-data-full interrupt

(RXI) to read RDR, the RDRF bit is cleared automatically so this step is unnecessary.

SH7052 Datasheet(PDF) 498 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 498 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL