Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 606 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 606 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 602Page - Renesas Technology Corp SH7052 Datasheet HTML 603Page - Renesas Technology Corp SH7052 Datasheet HTML 604Page - Renesas Technology Corp SH7052 Datasheet HTML 605Page - Renesas Technology Corp SH7052 Datasheet HTML 606Page - Renesas Technology Corp SH7052 Datasheet HTML 607Page - Renesas Technology Corp SH7052 Datasheet HTML 608Page - Renesas Technology Corp SH7052 Datasheet HTML 609Page - Renesas Technology Corp SH7052 Datasheet HTML 610Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 606 / 919 page
background image
580
An example of the operation when analog inputs 0 to 2 and 4 to 6 (AN0 to AN2 and AN4 to AN6)
are selected and A/D conversion is performed in 8-channel scan mode is described below. Figure
16.5 shows the operation timing.
1. 8-channel scan mode is selected (ADM1 = 1, ADM0 = 0) continuous scan mode is selected
(ADCS = 1), analog input channels AN0 to AN2 and AN4 to AN6 are selected (CH3 = 0, CH2
= 0, CH1 = 1, CH0 = 0), and A/D conversion is started.
2. When conversion of the first channel (AN0) is completed, the result is transferred to ADDR0.
Next, conversion of the second channel (AN1) starts automatically.
3. Conversion proceeds in the same way through the third channel (AN2).
4. Conversion of the fourth channel (AN4) starts automatically.
5. Conversion proceeds in the same way through the sixth channel (AN6)
6. When conversion is completed for all the selected channels (AN0 to AN2 and AN4 to AN6),
the ADF flag is set to 1. If the ADIE bit is also 1, an ADI interrupt is requested.
7. Steps 2 to 6 are repeated as long as the ADST bit remains set to 1. When the ADST bit is
cleared to 0, A/D conversion stops. After this, if the ADST bit is set to 1, A/D conversion starts
again from the first channel (AN0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com