SH7052 datasheet(624/919 Pages) RENESAS

624 / 919 page

598

17.4.3

Operation

Operation starts in RAM monitor mode AUDMD is driven high after

AUDRST has been asserted,

then

AUDRST is negated.

Figure 17.5 shows an example of a read operation, and figure 17.6 an example of a write

operation.

When

AUDSYNC is asserted, input from the AUDATA pins begins. When a command, address,

or data (writing only) is input in the format shown in figure 17.4 AUDATA Input Format,

execution of read/write access to the specified address is started. During internal execution, the

AUD returns Not Ready (0000). When execution is completed, the Ready flag (0001) is returned

(figures 17.5 and 17.6).

In a read, data of the specified size is output when

AUDSYNC is negated following detection of

this flag (figure 17.5).

If a command other than the above is input in DIR, the AUD treats this as a command error,

disables processing, and sets bit 1 in the Ready flag to 1. If a read/write operation initiated by the

command specified in DIR causes a bus error, the AUD disables processing and sets bit 2 in the

Ready flag to 1 (figure 17.7).

Table 17.2

Ready Flag Format

Bit 3

Bit 2

Bit 1

Bit 0

Fixed at 0

0: Normal status

1: Bus error

0: Normal status

1: Bus error

0: Not ready

1: Ready

Bus error conditions

1. Word access to address 4n+1 or 4n+3

2. Longword access to address 4n+1, 4n+2, or 4n+3

3. Longword access to on-chip I/O 8-bit space

4. Access to external space in single-chip mode

AUDCK

Not ready

DIR

Ready

Ready Ready

0001

0000

1000

0001

A31–A28

D7–D4

D3–D0

A3–A0

AUDSYNC

AUDATAn

Input/output switchover

Input

Output

Figure 17.5 Example of Read Operation (Byte Read)

SH7052 Datasheet(PDF) 624 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 624 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL