SH7052 datasheet(266/919 Pages) RENESAS

266 / 919 page

240

• Bit 6—Input Capture/Compare-Match Flag 2G (IMF2G): Status flag that indicates GR2G

input capture or compare-match.

Bit 6: IMF2G

Description

[Clearing condition]

(Initial value)

When IMF2G is read while set to 1, then 0 is written to IMF2G

[Setting conditions]

• When the TCNT2A value is transferred to GR2G by an input capture

signal while GR2G is functioning as an input capture register

•••• When TCNT2A = GR2G while GR2G is functioning as an output compare

• Bit 5—Input Capture/Compare-Match Flag 2F (IMF2F): Status flag that indicates GR2F input

capture or compare-match.

Bit 5: IMF2F

Description

[Clearing condition]

(Initial value)

When IMF2F is read while set to 1, then 0 is written to IMF2F

[Setting conditions]

• When the TCNT2A value is transferred to GR2F by an input capture

signal while GR2F is functioning as an input capture register

•••• When TCNT2A = GR2F while GR2F is functioning as an output compare

• Bit 4—Input Capture/Compare-Match Flag 2E (IMF2E): Status flag that indicates GR2E input

capture or compare-match.

Bit 4: IMF2E

Description

[Clearing condition]

(Initial value)

When IMF2E is read while set to 1, then 0 is written to IMF2E

[Setting conditions]

• When the TCNT2A value is transferred to GR2E by an input capture

signal while GR2E is functioning as an input capture register

•••• When TCNT2A = GR2E while GR2E is functioning as an output compare

SH7052 Datasheet(PDF) 266 Page - Renesas Technology Corp