Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 565 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 565 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 561Page - Renesas Technology Corp SH7243 Datasheet HTML 562Page - Renesas Technology Corp SH7243 Datasheet HTML 563Page - Renesas Technology Corp SH7243 Datasheet HTML 564Page - Renesas Technology Corp SH7243 Datasheet HTML 565Page - Renesas Technology Corp SH7243 Datasheet HTML 566Page - Renesas Technology Corp SH7243 Datasheet HTML 567Page - Renesas Technology Corp SH7243 Datasheet HTML 568Page - Renesas Technology Corp SH7243 Datasheet HTML 569Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 565 / 1726 page
background image
Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 1.00 Jun. 26, 2008 Page 535 of 1692
REJ09B0393-0100
Table 11.45 show the TICCR setting and input capture input pins.
Table 11.45 TICCR Setting and Input Capture Input Pins
Target Input Capture
TICCR Setting
Input Capture Input Pins
I2AE bit = 0 (initial value)
TIOC1A
Input capture from TCNT_1 to
TGRA_1
I2AE bit = 1
TIOC1A, TIOC2A
I2BE bit = 0 (initial value)
TIOC1B
Input capture from TCNT_1 to
TGRB_1
I2BE bit = 1
TIOC1B, TIOC2B
I1AE bit = 0 (initial value)
TIOC2A
Input capture from TCNT_2 to
TGRA_2
I1AE bit = 1
TIOC2A, TIOC1A
I1BE bit = 0 (initial value)
TIOC2B
Input capture from TCNT_2 to
TGRB_2
I1BE bit = 1
TIOC2B, TIOC1B
(1)
Example of Cascaded Operation Setting Procedure
Figure 11.20 shows an example of the setting procedure for cascaded operation.
Cascaded operation
Set cascading
Start count
<Cascaded operation>
[1]
[2]
[1] Set bits TPSC2 to TPSC0 in the channel 1
TCR to B'1111 to select TCNT_2 overflow/
underflow counting.
[2] Set the CST bit in TSTR for the upper and
lower channel to 1 to start the count
operation.
Figure 11.20 Cascaded Operation Setting Procedure
(2)
Cascaded Operation Example (a)
Figure 11.21 illustrates the operation when TCNT_2 overflow/underflow counting has been set for
TCNT_1 and phase counting mode has been designated for channel 2.
TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com