SH7243 datasheet(607/1726 Pages) RENESAS

607 / 1726 page

Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)

Rev. 1.00 Jun. 26, 2008 Page 577 of 1692

REJ09B0393-0100

(n)

Output Waveform Control at Synchronous Counter Clearing in Complementary PWM

Mode

Setting the WRE bit in TWCR to 1 suppresses initial output when synchronous counter clearing

occurs in the Tb interval at the trough in complementary PWM mode and controls abrupt change

in duty cycle at synchronous counter clearing.

Initial output suppression is applicable only when synchronous clearing occurs in the Tb interval

at the trough as indicated by (10) or (11) in figure 11.56. When synchronous clearing occurs

outside that interval, the initial value specified by the OLS bits in TOCR is output. Even in the Tb

interval at the trough, if synchronous clearing occurs in the initial value output period (indicated

by (1) in figure 11.56) immediately after the counters start operation, initial value output is not

suppressed.

This function can be used in both the MTU2 and MTU2S. In the MTU2, synchronous clearing

generated in channels 0 to 2 in the MTU2 can cause counter clearing in complementary PWM

mode; in the MTU2S, compare match or input capture flag setting in channels 0 to 2 in the MTU2

can cause counter clearing.

Tb interval

TGRA_3

TGRB_3

TCDR

TCNT_3

TCNT_4

TDDR

H'0000

Positive phase

Negative phase

Output waveform is active-low

(1)

(2)

(3)

(4)

(5)

(6)

(7)

(8)

(9)

(10) (11)

Counter start

Figure 11.56 Timing for Synchronous Counter Clearing

SH7243 Datasheet(PDF) 607 Page - Renesas Technology Corp

SH7243 Datasheet(HTML) 607 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL