Electronic Components Datasheet Search
  English  ▼

X  

SH7243 Datasheet(PDF) 217 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 217 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 213Page - Renesas Technology Corp SH7243 Datasheet HTML 214Page - Renesas Technology Corp SH7243 Datasheet HTML 215Page - Renesas Technology Corp SH7243 Datasheet HTML 216Page - Renesas Technology Corp SH7243 Datasheet HTML 217Page - Renesas Technology Corp SH7243 Datasheet HTML 218Page - Renesas Technology Corp SH7243 Datasheet HTML 219Page - Renesas Technology Corp SH7243 Datasheet HTML 220Page - Renesas Technology Corp SH7243 Datasheet HTML 221Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 1726 page
background image
Section 7 User Break Controller (UBC)
Rev. 1.00 Jun. 26, 2008 Page 187 of 1692
REJ09B0393-0100
Bit
Bit Name
Initial
Value
R/W
Description
10
SCMFD1
0
R/W
I Bus Cycle Condition Match Flag 1
When the I bus cycle condition in the break conditions
set for channel 1 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The I bus cycle condition for channel 1 does not
match
1: The I bus cycle condition for channel 1 matches
9
SCMFD2
0
R/W
I Bus Cycle Condition Match Flag 2
When the I bus cycle condition in the break conditions
set for channel 2 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The I bus cycle condition for channel 2 does not
match
1: The I bus cycle condition for channel 2 matches
8
SCMFD3
0
R/W
I Bus Cycle Condition Match Flag 3
When the I bus cycle condition in the break conditions
set for channel 3 is satisfied, this flag is set to 1. In
order to clear this flag, write 0 to this bit.
0: The I bus cycle condition for channel 3 does not
match
1: The I bus cycle condition for channel 3 matches
7
PCB3
0
R/W
PC Break Select 3
Selects the break timing of the instruction fetch cycle
for channel 3 as before or after instruction execution.
0: PC break of channel 3 is generated before
instruction execution
1: PC break of channel 3 is generated after instruction
execution
6
PCB2
0
R/W
PC Break Select 2
Selects the break timing of the instruction fetch cycle
for channel 2 as before or after instruction execution.
0: PC break of channel 2 is generated before
instruction execution
1: PC break of channel 2 is generated after instruction
execution



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com