| Electronic Components Datasheet Search |
|
7540 Datasheet(PDF) 202 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7540 Datasheet(HTML) 202 Page - Renesas Technology Corp |
|
202 / 366 page ![]() 2-126 REJ09B0018-0200Z Rev.2.00 Jun 21, 2004 APPLICATION 7540 Group 2.7 Serial I/O2 Fig. 2.7.11 Control procedure of transmission side 0 11 Y N RESET 10 1 INT0 falling edge active 0 SIO2(Address 3116) Y N Y N Set port P12 to the output mode. Set “0” to the serial I/O2 interrupt request bit. SIO2CON(Address 3016) Synchronous clock: f(XIN)/64 SDATA2 pin: SDATA2 output LSB first SCLK2 pin: Internal clock Set serial I/O2 control register INT0 falling edge input? Initialization SEI CLD CLT INTEDGE(Address 3A16) Set INT0 interrupt active edge Write the first-byte transmission data to the serial I/O2 register Transmit shift has completed? (checked by serial I/O2 interrupt request bit) Set port P13 to the output mode. (Note) SIO2(Address 3116) Set “0” to the serial I/O2 interrupt request bit. Write the second-byte transmission data to the serial I/O2 register Transmit shift has completed? (checked by serial I/O2 interrupt request bit) Note: When direction register of P13/SDATA2 pin is set to the input mode and the internal clock is selected, the SDATA2 pin is in a high impedance state after the data transfer is completed. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |