Electronic Components Datasheet Search
  English  ▼

X  

7540 Datasheet(PDF) 203 Page - Renesas Technology Corp

Part # 7540
Description  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 740 SERIES
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7540 Datasheet(HTML) 203 Page - Renesas Technology Corp

Back Button 7540 Datasheet HTML 199Page - Renesas Technology Corp 7540 Datasheet HTML 200Page - Renesas Technology Corp 7540 Datasheet HTML 201Page - Renesas Technology Corp 7540 Datasheet HTML 202Page - Renesas Technology Corp 7540 Datasheet HTML 203Page - Renesas Technology Corp 7540 Datasheet HTML 204Page - Renesas Technology Corp 7540 Datasheet HTML 205Page - Renesas Technology Corp 7540 Datasheet HTML 206Page - Renesas Technology Corp 7540 Datasheet HTML 207Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 366 page
background image
2-127
REJ09B0018-0200Z
Rev.2.00
Jun 21, 2004
7540 Group
APPLICATION
2.7 Serial I/O2
Fig. 2.7.12 Control procedure of reception side
0 11
Y
N
RESET
0 00
Y
N
SIO2(Address 3116)
SIO2(Address 3116)
Set dummy data to serial I/O2 register
(Note 1)
Y
N
Wait for half cycle of clock (Note 2)
SIO2(Address 3116)
Read receive data from serial I/O2 register
SIO2(Address 3116)
Set quasi-SRDY signal port P00 to the output mode.
SIO2CON(Address 3016)
Synchronous clock: f(XIN)/64
SDATA2 pin: SDATA2 input
LSB first
SCLK2 pin: External clock
Set serial I/O2 control register
2 ms elapsed ?
(generated by timer)
Initialization
SEI
CLD
CLT
Set dummy data to the serial I/O2 register
(Note 1)
Receive has completed?
(checked by b7 of SIO2CON
(address 3016))
Set port P12 to the input mode.
Notes 1: The transmit/receive shift completion flag of the serial I/O2 control register is “1” after
transmit/receive shift is completed. In order to set “0” to this flag, set data (dummy data at
receive) to the serial I/O2 register by program.
2: Bit 7 (transmit/receive shift completion flag) of the serial I/O2 control register is set earlier
than the completion of the actual shift operation for a half cycle of shift clock. Accordingly,
when the shift completion is checked by using this bit, read/write the serial I/O2 register after
a half or more cycle of clock from the setting “1” to this bit is checked.
Output “1” from quasi-SRDY signal port P00.
Set port P13 to the input mode.
Receive has completed?
(checked by b7 of SIO2CON
(address 3016))
Wait for half cycle of clock (Note 2)
Read receive data from serial I/O2 register
Output “0” from quasi-SRDY signal port P00.
Output “1” from quasi-SRDY signal port P00.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com