Electronic Components Datasheet Search
  English  ▼

X  

7540 Datasheet(PDF) 324 Page - Renesas Technology Corp

Part # 7540
Description  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 740 SERIES
PDF  366 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7540 Datasheet(HTML) 324 Page - Renesas Technology Corp

Back Button 7540 Datasheet HTML 320Page - Renesas Technology Corp 7540 Datasheet HTML 321Page - Renesas Technology Corp 7540 Datasheet HTML 322Page - Renesas Technology Corp 7540 Datasheet HTML 323Page - Renesas Technology Corp 7540 Datasheet HTML 324Page - Renesas Technology Corp 7540 Datasheet HTML 325Page - Renesas Technology Corp 7540 Datasheet HTML 326Page - Renesas Technology Corp 7540 Datasheet HTML 327Page - Renesas Technology Corp 7540 Datasheet HTML 328Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 324 / 366 page
background image
3-102
REJ09B0018-0200Z
Rev.2.00
Jun 21, 2004
APPENDIX
7540 Group
3.5 List of registers
Fig. 3.5.9 Structure of Serial I/O1 control register
Serial I/O1 control register
b7 b6 b5 b4 b3 b2 b1 b0
B
Function
At reset
RW
0
1
2
3
4
5
6
7
Name
0
0
0
0
0
0
Serial I/O1 control register (SIO1CON) [Address : 1A 16]
0 : f(XIN)
1 : f(XIN)/4
BRG count source
selection bit (CSS)
0
0 : Transmit disabled
1 : Transmit enabled
0 : Receive disabled
1 : Receive enabled
Transmit interrupt
source selection bit (TIC)
Transmit enable bit (TE)
Receive enable bit (RE)
Serial I/O1 enable bit
(SIOE)
0 : Interrupt when transmit buffer
has emptied
1 : Interrupt when transmit shift
operation is completed
0: Serial I/O1 disabled
1: Serial I/O1 enabled
Serial I/O1 synchronous clock
selection bit (SCS)
When clock synchronous serial I/O
is selected;
0: BRG output divided by 4
1: External clock input
When UART is selected;
0: BRG output divided by 16
1: External clock input divided by 16
0
SRDY1 output enable bit
(SRDY)
0: P13 pin
1: SRDY1 output pin
Serial I/O1 mode selection bit
(SIOM)
0: Clock asynchronous (UART)
serial I/O
1: Clock synchronous serial I/O
Fig. 3.5.10 Structure of UART control register
b7b6b5b4b3 b2b1b0
B
Function
At reset
RW
0
1
2
3
4
5
6
7
Name
0
0
0
0
1
UART control register (UARTCON) [Address : 1B16]
Nothing is allocated for these bits. These are write disabled bits.
When these bits are read out, the values are “1”.
✕
✕
✕
UART control register
Character length
selection bit (CHAS)
Parity enable bit
(PARE)
Stop bit length selection
bit (STPS)
Parity selection bit
(PARS)
In output mode
0 : CMOS output
1 : N-channel open-drain
output
0 : 8 bits
1 : 7 bits
0 : Parity checking disabled
1 : Parity checking enabled
0 : 1 stop bit
1 : 2 stop bits
0 : Even parity
1 : Odd parity
P11/TxD P-channel
output disable bit
(POFF)
1
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com