Electronic Components Datasheet Search
  English  ▼

X  

7220 Datasheet(PDF) 196 Page - Renesas Technology Corp

Part # 7220
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  303 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7220 Datasheet(HTML) 196 Page - Renesas Technology Corp

Back Button 7220 Datasheet HTML 192Page - Renesas Technology Corp 7220 Datasheet HTML 193Page - Renesas Technology Corp 7220 Datasheet HTML 194Page - Renesas Technology Corp 7220 Datasheet HTML 195Page - Renesas Technology Corp 7220 Datasheet HTML 196Page - Renesas Technology Corp 7220 Datasheet HTML 197Page - Renesas Technology Corp 7220 Datasheet HTML 198Page - Renesas Technology Corp 7220 Datasheet HTML 199Page - Renesas Technology Corp 7220 Datasheet HTML 200Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 303 page
background image
APPLICATION
5.4 Example of I2C-BUS interface control (M37221Mx-XXXSP/FP)
5-23
7220 Group User’s Manual
5.4.4 General flowchart
The processing routines which controls I2C-BUS devices branch to the write processing routine and the
read processing routine. The data output processing routine is used as the common processing routine.
(1)
Write processing routine
Fig. 5.4.4 Flowchart of write processing routine
Disable multi-master I 2C-BUS interface interrupt.
Transmit the START condition and slave address (W).
Transmit sub-address and data.
Note 1: Refer to “(3) Data output processing
routine.”
Transmit the STOP condition.
Note 2: Be sure to set between S1 and S1 within
10 machine cycles.
Setting for outputting the START condition
in data output processing routine.
Œ
Ž

Write start
Initialization
S2 (address 00DB 16)
S1D (address 00DA 16)
IICE (bit6 at address 00FE 16)
S1 (address 00D9 16)
End
I
S1 (address 00F8 16)
S1 (address 00F8 16)
I
A
Slave address (W) “A0 16”
Data output
“110001012”
“010010002”
“0”
“000100002”
“1”
“110000002”
“110100002”
“0”
A:
S1:
S2:
S1D:
IICE:
BB:
Accumulator
I2C status register
I2C clock control register
I2C control register
Multi-master I 2C interface interrupt
enable bit
Bit 5 of I2C status register
Within 10
machine
cycles
S
Slave address
(W) “A016”
A
C
K
Sub-address
A
C
K
Data
A
C
K
P
Œ
Ž





Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com