Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

H83069RF Datasheet(PDF) 152 Page - Renesas Technology Corp

Part # H83069RF
Description  Renesas 16-Bit Single-Chip Microcomputer
PDF  1003 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83069RF Datasheet(HTML) 152 Page - Renesas Technology Corp

Back Button H83069RF Datasheet HTML 148Page - Renesas Technology Corp H83069RF Datasheet HTML 149Page - Renesas Technology Corp H83069RF Datasheet HTML 150Page - Renesas Technology Corp H83069RF Datasheet HTML 151Page - Renesas Technology Corp H83069RF Datasheet HTML 152Page - Renesas Technology Corp H83069RF Datasheet HTML 153Page - Renesas Technology Corp H83069RF Datasheet HTML 154Page - Renesas Technology Corp H83069RF Datasheet HTML 155Page - Renesas Technology Corp H83069RF Datasheet HTML 156Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 1003 page
background image
Rev. 5.0, 09/04, page 130 of 978
Bit 7
MXC1
Bit 6
MXC0
Description
0
0
Column address: 8 bits
Compared address:
Modes 1, 2
8-bit access space
A
19 to A8
16-bit access space
A
19 to A9
Modes 3, 4, 5
8-bit access space
A
23 to A8
16-bit access space
A
23 to A9
1
Column address: 9 bits
Compared address:
Modes 1, 2
8-bit access space
A
19 to A9
16-bit access space
A
19 to A10
Modes 3, 4, 5
8-bit access space
A
23 to A9
16-bit access space
A
23 to A10
1
0
Column address: 10 bits
Compared address:
Modes 1, 2
8-bit access space
A
19 to A10
16-bit access space
A
19 to A11
Modes 3, 4, 5
8-bit access space
A
23 to A10
16-bit access space
A
23 to A11
1
Illegal setting
Bit 5—
CAS
CAS
CAS
CAS Output Pin Select (CSEL): Selects the UCAS and LCAS output pins when areas 2
to 5 are designated as DRAM space.
Bit 5
CSEL
Description
0
PB4 and PB5 selected as
UCAS and LCAS output pins
(Initial value)
1
HWR and LWR selected as UCAS and LCAS output pins
Bit 4—Refresh Cycle Enable (RCYCE): Enables or disables CAS-before-RAS refresh cycle
insertion. When none of areas 2 to 5 has been designated as DRAM space, refresh cycles are not
inserted regardless of the setting of this bit.
Bit 4
RCYCE
Description
0
Refresh cycles disabled
(Initial value)
1
DRAM refresh cycles enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com