H83069RF datasheet(282/1003 Pages) RENESAS

282 / 1003 page

Rev. 5.0, 09/04, page 260 of 978

8.3.2

Table 8.3 summarizes the registers of port 2.

Table 8.3

Port 2 Registers

Initial Value

Address*

Name

Abbreviation R/W Modes 1 to 4 Modes 5 and 7

H'EE001

Port 2 data direction register

P2DDR

H'FF

H'00

H'FFFD1

Port 2 data register

P2DR

R/W H'00

H'00

H'EE03C

Port 2 input pull-up MOS control

P2PCR

R/W H'00

H'00

Note: * Lower 20 bits of the address in advanced mode.

Port 2 Data Direction Register (P2DDR): P2DDR is an 8-bit write-only register that can select

input or output for each pin in port 2.

Bit

Modes

1 to 4

Initial value

Read/Write

Initial value

Read/Write

Modes

5 and 7

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

P2 DDR

—

Port 2 data direction 7 to 0

These bits select input or

output for port 2 pins

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P2DDR values are fixed at 1.

Port 2 functions as an address bus.

Mode 5 (Expanded Mode with On-Chip ROM Enabled): Following a reset, port 2 is an input

port. A pin in port 2 becomes an address output pin if the corresponding P2DDR bit is set to 1,

and a generic input port if this bit is cleared to 0.

Mode 7 (Single-Chip Mode): Port 2 functions as an input/output port. A pin in port 2 becomes an

output port if the corresponding P2DDR bit is set to 1, and an input port if this bit is cleared to 0.

H83069RF Datasheet(PDF) 282 Page - Renesas Technology Corp

H83069RF Datasheet(HTML) 282 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL