CS8422 datasheet(55/82 Pages) CIRRUS

55 / 82 page

DS692PP1

CS8422

SORES1[1:0] - Resolution of the output data on SDOUT

00 - 24-bit resolution.

01 - 20-bit resolution.

10 - 18-bit resolution.

11 - 16-bit resolution

SOFSEL1[1:0] - Format of the output data on SDOUT

00 - Left-Justified

01 - I²S

10 - Right-Justified (Master mode only)

11 - AES3 Direct. Direct copy of the received NRZ data from the AES3 receiver including C, U, and V bits.

The time slot occupied by the Z bit is used to indicate the location of the block start. Only valid if serial port

sourced directly by the AES3-compatible receiver.

TDM[1:0] - Enable the time-division multiplexing (TDM) through TDM_IN and either SDOUT1 or SDOUT2.

See “Time Division Multiplexing (TDM) Mode” on page 27 for more details.

00 - TDM Mode not enabled. Serial audio format selected by SOFSEL1[1:0]

01 - TDM Mode enabled through TDM_IN and SDOUT1. SOFSEL1[1:0] has no effect in this mode.

10 - TDM Mode enabled through TDM_IN and SDOUT2. SOFSEL2[1:0] has no effect in this mode.

11 - Reserved

11.13 Serial Audio Output Data Format - SDOUT2 (0Dh)

SOMS2 - Master/Slave Mode Selector

0 - Serial audio output port is in slave mode. OSCLK and OLRCK are inputs.

1 - Serial audio output port is in master mode. OSCLK and OLRCK are outputs.

SOSF2 - OSCLK2 Frequency. Valid only in master mode (SOMS2 = 1). If the SRC is selected as the source

for SDOUT2 (SDOUT2[1:0] = 00 in register 0Ah), then the master clock (MCLK) is the SAO MCLK (as se-

lected by the SAO_MCLK bit in register 08h). If the AES3 receiver is selected as the source for SDOUT2

(SDOUT2[1:0] = 01 in register 0Ah), then the MCLK is RMCK. Should be changed when PDN = 1. See

Table 10 for details. Note: If serial output 2 is in master mode and sourced directly by the serial input port,

then SAI_CLK[3:0] determine the MCLK/OLRCK1 ratio.

7654

321

SOMS2

SOSF2

SORES2_1

SORES2_0

SOFSEL2_1

SOFSEL2_0

Reserved

0000

SAO_CLK[3:0],

SAI_CLK[3:0], or

RMCK[3:0]

MCLK/OLRCK2 Ratio

OSCLK2/OLRCK2 Ratio

SOSF2 = 0

SOSF2 = 1

0000

INVALID

0001

Table 10. OSCLK2/OLRCK2 Ratios and SOSF1 Settings

CS8422 Datasheet(PDF) 55 Page - Cirrus Logic

CS8422 Datasheet(HTML) 55 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL