| Electronic Components Datasheet Search |
|
AT90USB646 Datasheet(PDF) 262 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90USB646 Datasheet(HTML) 262 Page - ATMEL Corporation |
|
262 / 459 page ![]() 262 7593H–AVR–11/08 ATmega32U6/AT90USB64/128 • 0 – UVREGE: USB pad regulator Enable Set to enable the USB pad regulator. Clear to disable the USB pad regulator. • 7 – USBE: USB macro Enable Bit Set to enable the USB controller. Clear to disable and reset the USB controller, to disable the USB transceiver and to disable the USB controller clock inputs. • 6 – HOST: HOST Bit Set to enable the Host mode. Clear to enable the device mode. • 5 – FRZCLK: Freeze USB Clock Bit Set to disable the clock inputs (the ”Resume Detection” is still active). This reduces the power consumption. Clear to enable the clock inputs. • 4 – OTGPADE: OTG Pad Enable Set to enable the OTG pad. Clear to disable the OTG pad. The OTG pad is actually the VBUS pad. Note that this bit can be set/cleared even if USBE=0. That allows the VBUS detection even if the USB macro is disabled. This pad must be enabled in both Host and Device modes in order to allow USB operation (attaching, transmitting...). • 3-2 – Reserved The value read from these bits is always 0. Do not set these bits. • 1 – IDTE: ID Transition Interrupt Enable Bit Set this bit to enable the ID Transition interrupt generation. Clear this bit to disable the ID Transi- tion interrupt generation. • 0 – VBUSTE: VBUS Transition Interrupt Enable Bit Set this bit to enable the VBUS Transition interrupt generation. Clear this bit to disable the VBUS Transition interrupt generation. • 7-4 - Reserved The value read from these bits is always 0. Do not set these bits. • 3 – SPEED: Speed Status Flag This should be read only when the USB controller operates in host mode, in device mode the value read from this bit is undeterminated. Bit 7 6 5 4 321 0 USBE HOST FRZCLK OTGPADE - - IDTE VBUSTE USBCON Read/Write R/W R/W R/W R/W R R R/W R/W Initial Value 0 0 1 0 0 0 0 0 Bit 7 6 5 4 32 10 - - - - SPEED ID VBUS USBSTA Read/Write R R R R R R R R Initial Value 0 0 0 0 1 0 1 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |