| Electronic Components Datasheet Search |
|
LTM4603 Datasheet(PDF) 13 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTM4603 Datasheet(HTML) 13 Page - Linear Technology |
|
13 / 24 page ![]() LTM4603/LTM4603-1 13 4603f APPLICATIO S I FOR ATIO the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as: tV V V C µ SOFTSTART OUT MARGIN SS = () 08 06 15 .• .– • . () A A When the RUN pin falls below 1.5V, then the SS pin is reset to allow for proper soft-start control when the regulator is enabled again. Current foldback and force continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp up time, so that another regulator can be easily tracked to it. Output Voltage Tracking Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. The master regulator’s output is divided down with an external resistor divider that is the same as the slave regulator’s feedback divider. Figure 5 shows an example of coincident tracking. Ratiometric modes of tracking can be achieved by selecting different resistor values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Figure 6 shows the coincident output tracking characteristics. Run Enable The RUN pin is used to enable the power module. The pin has an internal 5.1V zener to ground. The pin can be driven with a logic input not to exceed 5V. The RUN pin can also be used as an undervoltage lock out (UVLO) function by connecting a resistor divider from the input supply to the RUN pin: V RR R V UVLO = + 12 2 15 •. Power Good The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a ±10% window around the regulation point and tracks with margining. COMP Pin This pin is the external compensation pin. The module has already been internally compensated for most output voltages. Table 2 is provided for most application require- ments. A spice model will be provided for other control loop optimization. PLLIN The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked Figure 5 Figure 6 VOUT VFB MARG0 MARG1 VOUT_LCL DIFFVOUT VOSNS + VOSNS – PGOOD MPGM RUN COMP INTVCC DRVCC TRACK/SS TRACK CONTROL PLLIN LTM4603 RSET 40.2k 100k R1 40.2k MASTER OUTPUT R2 60.4k COUT SLAVE OUTPUT 4603 F05 60.4k FROM VOUT TO VFB CIN VIN fSET PGND SGND VIN OUTPUT VOLTAGE TIME 4603 F06 MASTER OUTPUT SLAVE OUTPUT |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |