Electronic Components Datasheet Search
  English  ▼

X  

TMS320UC5409 Datasheet(PDF) 22 Page - Texas Instruments

Part # TMS320UC5409
Description  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320UC5409 Datasheet(HTML) 22 Page - Texas Instruments

Back Button TMS320UC5409 Datasheet HTML 18Page - Texas Instruments TMS320UC5409 Datasheet HTML 19Page - Texas Instruments TMS320UC5409 Datasheet HTML 20Page - Texas Instruments TMS320UC5409 Datasheet HTML 21Page - Texas Instruments TMS320UC5409 Datasheet HTML 22Page - Texas Instruments TMS320UC5409 Datasheet HTML 23Page - Texas Instruments TMS320UC5409 Datasheet HTML 24Page - Texas Instruments TMS320UC5409 Datasheet HTML 25Page - Texas Instruments TMS320UC5409 Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 74 page
background image
TMS320UC5409
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS101A – APRIL 1999 – REVISED AUGUST 1999
22
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
Table 5. Pin Control Register (PCR) Bit Field Description (Continued)
BIT
FUNCTION
NAME
7
SCLKME
Sample rate clock mode extended
SCLKME = 0
External clock via CLKS or CPU clock is used as a reference by the sample rate
generator.
SCLKME = 1
External clock via CLKR or CLKX clock is used as a reference by the sample rate
generator.
6
CLKS
STAT
CLKS pin status. CLKS STAT reflects value on CLKS pin when selected as a general-purpose input.
5
DX STAT
DX pin status. DX STAT reflects value on DX pin when it is selected as a general-purpose output.
4
DR STAT
DR pin status. DR STAT reflects value on DR pin when it is selected as a general-purpose input.
3–2
FSXP
Receive/Transmit frame synchronization polarity.
3 – 2
FSRP
FS(R/X)P = 0
Frame synchronization pulse FS(R/X) is active high
FS(R/X)P = 1
Frame synchronization pulse FS(R/X) is active low
1
CLKXP
Transmit clock polarity
CLKXP = 0
Transmit data sampled on rising edge of CLKR
CLKXP = 1
Transmit data sampled on falling edge of CLKR
0
CLKRP
Receive clock polarity
CLKRP = 0
Receive data sampled on falling edge of CLKR
CLKRP = 1
Receive data sampled on rising edge of CLKR
The ’5409 sample rate generator has four clock input options that are only available when both the PCR and
SRGR2 are used. Table 6 shows the sample rate generator clock input options.
Table 6. Sample Rate Generator Clock Input Options
MODE
SCLKME
(PCR.7)
CLKSM
(SRGR2.13)
CLKS pin
0
0
CPU
0
1
CLKR pin
1
0
CLKX pin
1
1
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
GSYNC
CLKSP
CLKSM
FSGM
FPER
RW
RW
RW
RW
RW
Legend: R = Read, W = Write
Figure 9. Sample Rate Generator Register 2 (SRGR2)
sample rate generator external clock options (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com