TMS320UC5409 datasheet(30/74 Pages) TI

30 / 74 page

TMS320UC5409

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS101A – APRIL 1999 – REVISED AUGUST 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

memory-mapped registers

The ’UC5409 has 27 memory-mapped CPU registers, which are mapped in data memory space addresses 0h

to 1Fh. The device also has a set of memory-mapped registers associated with peripherals. Table 12 gives a

list of CPU memory-mapped registers (MMRs) available on ’UC5409. Table 13 shows additional peripheral

MMRs associated with the ’UC5409.

Table 12. CPU Memory-Mapped Registers

NAME

ADDRESS

DESCRIPTION

NAME

DEC

HEX

DESCRIPTION

IMR

Interrupt mask register

IFR

Interrupt flag register

–

2–5

Reserved for testing

ST0

Status register 0

ST1

Status register 1

Accumulator A low word (15–0)

Accumulator A high word (31–16)

Accumulator A guard bits (39–32)

Accumulator B low word (15–0)

Accumulator B high word (31–16)

Accumulator B guard bits (39–32)

TREG

Temporary register

TRN

Transition register

AR0

Auxiliary register 0

AR1

Auxiliary register 1

AR2

Auxiliary register 2

AR3

Auxiliary register 3

AR4

Auxiliary register 4

AR5

Auxiliary register 5

AR6

Auxiliary register 6

AR7

Auxiliary register 7

Stack pointer register

Circular buffer size register

BRC

Block repeat counter

RSA

Block repeat start address

REA

Block repeat end address

PMST

Processor mode status (PMST) register

XPC

Extended program page register

–

Reserved

TMS320UC5409 Datasheet(PDF) 30 Page - Texas Instruments

TMS320UC5409 Datasheet(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL