Electronic Components Datasheet Search
  English  ▼

X  

SH7262 Datasheet(PDF) 17 Page - Renesas Technology Corp

Part # SH7262
Description  High-speed Read/Write Serial Flash Memory
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7262 Datasheet(HTML) 17 Page - Renesas Technology Corp

Back Button SH7262 Datasheet HTML 13Page - Renesas Technology Corp SH7262 Datasheet HTML 14Page - Renesas Technology Corp SH7262 Datasheet HTML 15Page - Renesas Technology Corp SH7262 Datasheet HTML 16Page - Renesas Technology Corp SH7262 Datasheet HTML 17Page - Renesas Technology Corp SH7262 Datasheet HTML 18Page - Renesas Technology Corp SH7262 Datasheet HTML 19Page - Renesas Technology Corp SH7262 Datasheet HTML 20Page - Renesas Technology Corp SH7262 Datasheet HTML 21Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 45 page
background image
SH7262/SH7264 Group
High-speed Read/Write Serial Flash Memory
Using the Renesas Serial Peripheral Interface
REJ06B0889-0100/Rev.1.00
June 2009
Page 17 of 45
Write command transfer
Transferred
all commands?
Yes
No
• Transfer data (opcode and address bytes for command sequence) output
by the master
• Command size must be equal or less than eight bytes to avoid the transmit
FIFO overflow.
Reset the transmit/receive buffers
Enable the SPI to transfer data
• Set the SPCR register (SPE bit = 1)
Function: Enable the RSPI
This register enables the RSPI transfer function. As there is a
register not allowing to rewrite data when SP bit is 1, pay close
attention when setting this register. The Command register
(SPCMD) does not restrict the the SPE bit value when the TEND
bit is 1.
Extend the setup time for MOSI
direction (Master to Slave)
• Set the SPCMD register (CPOL bit = 1, CPHA bit = 0)
Functions:
(1) Specify the RSPCK when idling as 1
(2) Output data on even edge
Wait for the transfer end
• Set the SPBFCR register (SPBFCR = H'C0, SPBFCR = H'00)
Function: Reset the data in the transmit/receive buffer
(It should be cleared to 0 every time the data is written)
Write command in the Data register
Transferred all data
to write?
Yes
No
Write data in the Data register
Transmit FIFO
is empty?
Any data exists in
the receive FIFO?
Read the Data register
• Set the SPCR register (SPE bit = 0)
Function: Disable the RSPI
This register disables the RSPI transfer function. The SSL signal is
negated by this setting.
Disable the SPI to transfer data
No
Yes
Yes
No
• Read the dummy data as the RSPI transfer stops when the receive FIFO
overflows upon the RSPI is operating as the master.
End
Figure 14 Flow Chart of the Write Command Transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com