| Electronic Components Datasheet Search |
|
SA53 Datasheet(PDF) 5 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
SA53 Datasheet(HTML) 5 Page - Cirrus Logic |
|
5 / 14 page ![]() SA53 SA53U 5 P r o d u c t I n n o v a t i o n F r o m FIgURE3.ExTERNALCONNECTIONS 53 54 55 56 57 58 59 60 61 62 63 64 32 31 30 29 28 27 26 25 24 23 22 21 OUT 2 NC PGND 2 PGND 2 PGND 2 HS HS NC 2b NC 2t NC NC V S 1 V S 1 V S 1 NC HS HS TEMP NC DIS2 NC I1 TABLE.PINDESCRIPTIONS Pin# PinName SignalType Simplified Pin Description 29,30,31 V S (phase 1) Power High Voltage Supply (8.5-60V) supplies phase 1 only 51,52,53 OUT 2 Power Output Half Bridge 2 Power Output 55,56,57 PGND (phase 2) Power High Current GND Return Path for Power Output 2 3 SC Logic Output Indication of a short of an output to supply, GND or another phase 61 2b Logic Input Logic high commands 2 phase lower FET to turn on 63 2t Logic Input Logic high commands 2 phase upper FET to turn on 1 I2 Analog Output Phase 2 current sense output 7 I LIM/DIS1 Logic Input/Output As an output, logic high indicates cycle-by-cycle current limit, and logic low indicates normal operation. As an input, logic high places all outputs in a high impedance state and logic low disables the cycle-by-cycle current limit function. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |