Electronic Components Datasheet Search
  English  ▼

X  

AD5291 Datasheet(PDF) 21 Page - Analog Devices

Part # AD5291
Description  256-/1024-Position, DigiPOT Potentiometers with Maximum 짹1% R-Tolerance Error and 20-TP Memory
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5291 Datasheet(HTML) 21 Page - Analog Devices

Back Button AD5291 Datasheet HTML 17Page - Analog Devices AD5291 Datasheet HTML 18Page - Analog Devices AD5291 Datasheet HTML 19Page - Analog Devices AD5291 Datasheet HTML 20Page - Analog Devices AD5291 Datasheet HTML 21Page - Analog Devices AD5291 Datasheet HTML 22Page - Analog Devices AD5291 Datasheet HTML 23Page - Analog Devices AD5291 Datasheet HTML 24Page - Analog Devices AD5291 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
AD5291/AD5292
Rev. 0 | Page 21 of 28
SHUTDOWN MODE
The AD5291/AD5292 can be placed in shutdown mode by
executing the software shutdown command, Command 8 (see
Table 9), and setting the LSB, D0, to 1. This feature places the
RDAC in a special state in which Terminal A is open-circuited and
Wiper W is connected to Terminal B. The contents of the
RDAC register are unchanged by entering shutdown mode.
However, all commands listed in Table 9 are supported while in
shutdown mode. Execute Command 8 (see Table 9) and set the
LSB, D0, to 0 to exit shutdown mode.
RESISTOR PERFORMANCE MODE
This mode activates a new, patented 1% end-to-end resistor
tolerance that ensures a ±1% resistor tolerance on each code,
that is, code = half scale, RWB = 10 kΩ ± 100 Ω. See Table 2
(AD5291) or Table 4 (AD5292) to check which codes achieve
±1% resistor tolerance. The resistor performance mode is
activated by programming Bit C2 of the control register (see
Table 11 and Table 12). The typical settling time is shown in
Figure 31.
RESET
A low-to-high transition of the hardware RESET pin loads the
RDAC register with the contents of the most recently programmed
20-TP memory location. The AD5291/AD5292 can also be reset
through software by executing Command 4 (see Table 9). If no
20-TP memory location is programmed, then the RDAC register
loads with midscale upon reset. The control register is restored
with default bit settings; see Table 12.
DAISY-CHAIN OPERATION
The shift register serial data output pin (SDO) serves two
purposes. It can be used to read the contents of the wiper
setting or the internal memory values using Command 2 and
Command 5, respectively (see Table 9) or it can be used to
daisy-chain multiple devices. The remaining instructions are valid
for daisy-chaining multiple devices in simultaneous operations.
Daisy-chaining minimizes the number of port pins required
from the controlling IC (see Figure 43). The SDO pin contains
an open-drain N-Channel FET that requires a pull-up resistor,
if this function is used. As shown in Figure 43, users must tie
the SDO pin of one package to the DIN pin of the next package.
Users may need to increase the clock period, because the pull-
up resistor and the capacitive loading at the SDO/DIN interface
may require additional time delay between subsequent devices.
When two AD5291/AD5292 devices are daisy-chained, 32 bits
of data are required. The first 16 bits go to U2, and the second
16 bits go to U1. Hold the SYNC pin low until all 32 bits are
clocked into their respective shift registers. The SYNC pin is
then pulled high to complete the operation.
DIN
SDO
SCLK
SCLK
RP
2.2kΩ
DIN
SDO
U1
U2
AD5291/
AD5292
AD5291/
AD5292
SYNC
VLOGIC
MICRO-
CONTROLLER
SCLK
SS
MOSI
SYNC
Figure 43. Daisy-Chain Configuration Using SDO
RDAC ARCHITECTURE
To achieve optimum cost performance, Analog Devices has
patented the RDAC segmentation architecture for all the digital
potentiometers. In particular, the AD5291/AD5292 employ a
three-stage segmentation approach, as shown in Figure 44. The
AD5291/AD5292 wiper switch is designed with the transmission
gate CMOS topology and with the gate voltages derived from
VDD and VSS.
RW
SW
W
RW
8-/10-BIT
ADDRESS
DECODER
A
RL
RL
RM
RM
B
RM
RM
RL
RL
Figure 44. AD5291/AD5292 Simplified RDAC Circuit
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation—1% Resistor Tolerance
The AD5291/AD5292 operate in rheostat mode when only two
terminals are used as a variable resistor. The unused terminal
can be left floating or tied to the W terminal, as shown in Figure 45.
W
A
B
W
A
B
W
A
B
Figure 45. Rheostat Mode Configuration
The nominal resistance between Terminal A and Terminal B,
RAB, is available in 20 kΩ and has 256 or 1024 tap points
accessed by the wiper terminal. The 8-/10-bit data in the RDAC
latch is decoded to select one of the 256/1024 possible wiper



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com