AD7193 datasheet(19/56 Pages) AD

19 / 56 page

AD7193

Rev. A | Page 19 of 56

COMMUNICATIONS REGISTER

RS2, RS1, RS0 = 000

The communications register is an 8-bit write-only register. All

communications to the part must start with a write operation to

the communications register. The data written to the communi-

cations register determine whether the next operation is a read

or write operation and in which register this operation occurs. For

read or write operations, when the subsequent read or write oper-

ation to the selected register is complete, the interface returns to

where it expects a write operation to the communications register.

This is the default state of the interface and, on power-up or after

a reset, the ADC is in this default state waiting for a write

operation to the communications register. In situations where the

interface sequence is lost, a write operation of at least 40 serial

clock cycles with DIN high returns the ADC to this default state

by resetting the entire part. Table 16 outlines the bit designations

for the communications register. CR0 through CR7 indicate the

bit location, CR denoting that the bits are in the communications

in parentheses indicates the power-on/reset default status of

that bit.

CR7

CR6

CR5

CR4

CR3

CR2

CR1

CR0

WEN(0)

R/W(0)

RS2(0)

RS1(0)

RS0(0)

CREAD(0)

0(0)

Table 16. Communications Register (CR) Bit Designations

Bit Location

Bit Name

Description

CR7

WEN

Write enable bit. For a write to the communications register to occur, 0 must be written to this bit. If a 1 is

the first bit written, the part does not clock onto subsequent bits in the register; rather, it stays at this bit

location until a 0 is written to this bit. After a 0 is written to the WEN bit, the next seven bits are loaded to

the communications register. Idling the DIN pin high between data transfers minimizes the effects of

spurious SCLK pulses on the serial interface.

CR6

R/W

0 in this bit location indicates that the next operation is a write to a specified register.

1 in this bit position indicates that the next operation is a read from the designated register.

CR5 to CR3

RS2 to RS0

the serial interface communication (see Table 17).

CR2

CREAD

Continuous read of the data register. When this bit is set to 1 (and the data register is selected), the serial

interface is configured so that the data register can be continuously read; that is, the contents of the data

goes low to indicate that a conversion is complete. The communications register does not have to be

written to for subsequent data reads. To enable continuous read, Instruction 01011100 must be written to the

communications register. To disable continuous read, Instruction 01011000 must be written to the communica-

tions register while the RDY pin is low. While continuous read is enabled, the ADC monitors activity on the

DIN line so that it can receive the instruction to disable continuous read. Additionally, a reset occurs if

40 consecutive 1s occur on DIN; therefore, hold DIN low until an instruction is written to the device.

AD7193 Datasheet(PDF) 19 Page - Analog Devices

AD7193 Datasheet(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL