| Electronic Components Datasheet Search |
|
TLE8262E Datasheet(PDF) 64 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE8262E Datasheet(HTML) 64 Page - Infineon Technologies AG |
|
64 / 93 page ![]() Data Sheet 64 Rev. 1.0, 2009-03-31 TLE8262E Interrupt Function 12.2 Interrupt Timing Figure 30 illustrates the interrupt timing. The INT output is set LOW as soon as an interrupt condition occurs. The INT pin is released after a SPI interrupt buffer read out command, that is performed with a Read Only command (111) to register (000). In case consecutive interrupt sources are indicated before the SPI read out, only one INT LOW will be raised but the SPI read out will indicate the interrupt sources. A time-out feature is implemented. The INT pin can be active LOW only for the time t INTTO. Afterwards, the INT pin is released but the INT source is still valid or present in the SPI register. Between two activations of the INT, there is at least a delay of tINTTO. If an interrupt occurs in the meantime, the information is stored and the INT will go LOW after t INTO. The INT pulse width is at minimum tINT. Figure 30 Interrupt Timing 12.3 Interrupt Modes with SBC Modes The interrupt function is possible only in SBC Normal and Stop Mode. After an SBC Restart Mode, all interrupt sources are enabled. 12.4 Interrupt Application Information By default, all interrupt sources are activated. Please refer to the dedicated chapter for the definition of the interrupt. The INT output is active for at least t INT, even if the corresponding interrupt register is read out immediately after the interrupt event occurs. If no SPI read is done after the interrupt is generated (INT pin low) the INT output becomes active (INT pin high) again after t INTTO. If two interrupt cases occur after each other and the SPI read (with read-only) is done after the second interrupt case, both interrupt bits are cleared. Although the interrupt bits for both interrupt cases are cleared the second interrupt will be issued by INT pin Low. This can lead to an interrupt where all interrupt bits are read as “0”. interrupt source 1 interrupt source 2 INT output t t t inactive active inactive active SPI read out t INT TO interupt timing.vsd SPI read out tINTTO tINT SPI read out t INTTO tINTTO SPI read out |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |