TLE8262E datasheet(11/93 Pages) INFINEON

11 / 93 page

Data Sheet

Rev. 1.0, 2009-03-31

TLE8262E

State Machine

4.2

State Machine Description

The System Basis Chip (SBC) offers ten operating modes: Power On Reset, Init, Normal, Restart, Software Flash,

Sleep, Stop, Fail-Safe, Software Development, and Factory Flash Mode. The modes are controlled with one test

pin and via three mode select bits MS2..0, within the SPI. Additionally, the SBC allows five configurations,

accessed via two external pins and one SPI bit.

4.2.1

Configuration Description

Table 1 provides descriptions and conditions for entry to the different configurations of the SBC.

In SBC SW Development Mode, Config 1 to 4 are accessible.

4.2.2

SBC Power ON Reset (POR)

S > VUVON, the SBC starts to operate, by reading the test pin and then by turning ON Vcc1µC. When Vcc1µC

reaches the reset threshold

RT1, the reset output remains activated for tRD1 and the SBC enters then the Init Mode.

In the event that

s decreases below VUVOFF, the device is completely disabled. For more details on the disable

behavior of the SBC blocks, please refer to the chapter specific to each block.

4.2.3

SBC Init Mode

At entering the SBC Init Mode, the SBC starts to read the Test pin. The SBC starts-up in SBC Init Mode, and, after

powering-up, waits for the microcontroller to finish its startup and initialization sequences.

cc2/3 are OFF and the

Watchdog is configurable but not active. CAN and LIN modules are inactive and Limp Home output is inactive.

From this transition mode, the SBC can be switched via SPI command to the desired operating mode, SBC Normal

or Software Flash Mode. If the SBC does not receive any SPI command, or receive wrong SPI command (i.e. not

send the device to SBC Normal or SBC SW Flash Mode) within a 256 ms time frame after the reset relaxation, it

will enter into SBC Restart Mode and activate the Limp Home output.

Note: In Init Mode it is recommended to send one SPI command that sets the device to Normal Mode, triggers the

watchdog the first time and sets the required watchdog settings.

Table 1

SBC Configuration

Configuration

Description

Test pin

INT Pin

WD to

LH bit

config 0

Software Development Mode

n.a

config 1

After missing the WD trigger for the first time, the state of

cc1µC

remain unchanged, LH pin is active, SBC in Restart Mode

Open /

S External

pull-up

config 2

After missing the WD trigger for the first time,

cc1µC turns OFF,

LH pin is active, SBC in Fail-Safe Mode

No ext.

pull-up

config 3

After missing the WD trigger for the second time, the state of

cc1µC remain unchanged, LH pin is active, SBC in Restart

Mode

External

pull-up

config 4

After missing the WD trigger for the second time,

cc1µC turns

OFF, LH pin is active, SBC in Fail-Safe Mode

No ext.

pull-up

TLE8262E Datasheet(PDF) 11 Page - Infineon Technologies AG

TLE8262E Datasheet(HTML) 11 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL