Electronic Components Datasheet Search
  English  ▼

X  

SCA8X0 Datasheet(PDF) 32 Page - VTI technologies

Part # SCA8X0
Description  VTI Automotive Digital Accelerometer Platform
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VTI [VTI technologies]
Direct Link  http://www.vti.fi
Logo VTI - VTI technologies

SCA8X0 Datasheet(HTML) 32 Page - VTI technologies

Back Button SCA8X0 Datasheet HTML 27Page - VTI technologies SCA8X0 Datasheet HTML 28Page - VTI technologies SCA8X0 Datasheet HTML 29Page - VTI technologies SCA8X0 Datasheet HTML 30Page - VTI technologies SCA8X0 Datasheet HTML 31Page - VTI technologies SCA8X0 Datasheet HTML 32Page - VTI technologies SCA8X0 Datasheet HTML 33Page - VTI technologies SCA8X0 Datasheet HTML 34Page - VTI technologies SCA8X0 Datasheet HTML 35Page - VTI technologies  
Zoom Inzoom in Zoom Outzoom out
 32 / 35 page
background image
SCA8X0/21X0/3100 Series
VTI Technologies Oy
32/35
www.vti.fi
Doc. Nr. 82 694 00 C
•
Specified operation voltage (VDD) range 3.05...3.6 V
6
To achieve high EMC DPI performance, add serial inductance (L1) to VDD line
before serial resistance (for example Murata: BLM18HG102S)
Figure 9:
Recommended circuit diagram
6.6
Recommended PWB layout
Recommended PWB layout for all product family components with SPI interface is shown in Figure
10 and Figure 11. Following design rules and recommendations should be considered:
Required:
1
Connect (C4) 100 nF SMD capacitor between AVDD and AVSS right next to
component pins AVDD and AVSS
2
Connect (C5) 100 nF SMD capacitor between DVDD and DVSS right next to
component pins DVDD and DVSS
3
Use separate ground levels AVSS and DVSS under and near the component
but connect them together on the PCB, see Figure 10
4
Locate ground plate under component
5
Do not route signals or power supplies under the component on top layer
6
Ensure good ground connection of Egnd (pin12) to AVSS
Recommended:
7
Locate digital ground under digital signal lines
8
Do not route digital signals one upon the other for long distance
9
Avoid crossing of AVDD path with digital signal especially between serial
resistance R1 and AVDD pin
10 Do not route digital signals under the component on 2nd layer
MISO
CSB
1
2
3
4
5
6
12
11
10
9
8
7
NC
AVSS
NC
AVDD
CSB
MISO
DVSS
DVDD
EGND
PWM
MOSI
SCK
SCA8x0
SCA21x0
SCA3100
SCK
MOSI
C5
100 nF
C4
100 nF
C6
10 µF
R1
10 Ω
L1
VDD
Note 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com