ATmega88 datasheet(259/340 Pages) ATMEL

259 / 340 page

259

7530H–AVR–02/09

ATmega48/88/168 Automotive

• Bit 0 – SELFPRGEN: Self Programming Enable

This bit enables the SPM instruction for the next four clock cycles. If written to one together with

either RWWSRE, BLBSET, PGWRT, or PGERS, the following SPM instruction will have a spe-

cial meaning, see description above. If only SELFPRGEN is written, the following SPM

instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer.

The LSB of the Z-pointer is ignored. The SELFPRGEN bit will auto-clear upon completion of an

SPM instruction, or if no SPM instruction is executed within four clock cycles. During Page Erase

and Page Write, the SELFPRGEN bit remains high until the operation is completed.

Writing any other combination than “10001”, “01001”, “00101”, “00011” or “00001” in the lower

five bits will have no effect.

23.1.2

EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to Flash. Reading the

Fuses and Lock bits from software will also be prevented during the EEPROM write operation. It

is recommended that the user checks the status bit (EEPE) in the EECR Register and verifies

that the bit is cleared before writing to the SPMCSR Register.

23.1.3

Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load the

Z-pointer with 0x0001 and set the BLBSET and SELFPRGEN bits in SPMCSR. When an LPM

instruction is executed within three CPU cycles after the BLBSET and SELFPRGEN bits are set

in SPMCSR, the value of the Lock bits will be loaded in the destination register. The BLBSET

and SELFPRGEN bits will auto-clear upon completion of reading the Lock bits or if no LPM

instruction is executed within three CPU cycles or no SPM instruction is executed within four

CPU cycles. When BLBSET and SELFPRGEN are cleared, LPM will work as described in the

Instruction set Manual.

The algorithm for reading the Fuse Low byte is similar to the one described above for reading

the Lock bits. To read the Fuse Low byte, load the Z-pointer with 0x0000 and set the BLBSET

and SELFPRGEN bits in SPMCSR. When an LPM instruction is executed within three cycles

after the BLBSET and SELFPRGEN bits are set in the SPMCSR, the value of the Fuse Low byte

(FLB) will be loaded in the destination register as shown below.See Table 25-5 on page 280 for

a detailed description and mapping of the Fuse Low byte.

Similarly, when reading the Fuse High byte (FHB), load 0x0003 in the Z-pointer. When an LPM

instruction is executed within three cycles after the BLBSET and SELFPRGEN bits are set in the

SPMCSR, the value of the Fuse High byte will be loaded in the destination register as shown

below. See Table 25-4 on page 280 for detailed description and mapping of the Extended Fuse

byte.

Bit

––

LB2

LB1

Bit

3210

FLB7

FLB6

FLB5

FLB4

FLB3

FLB2

FLB1

FLB0

Bit

3210

FHB7

FHB6

FHB5

FHB4

FHB3

FHB2

FHB1

FHB0

ATmega88 Datasheet(PDF) 259 Page - ATMEL Corporation

ATmega88 Datasheet(HTML) 259 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL