| Electronic Components Datasheet Search |
|
ATmega16A Datasheet(PDF) 297 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega16A Datasheet(HTML) 297 Page - ATMEL Corporation |
|
297 / 352 page ![]() 297 8154B–AVR–07/09 ATmega16A 2. VBOT may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to V CC = VBOT during the production test. This guar- antees that a Brown-out Reset will occur before V CC drops to a voltage where correct operation of the microcontroller is no longer guaranteed. The test is performed using BODLEVEL = 1 and BODLEVEL = 0 for ATmega16A. 27.6 External Interrupts Characteristics 27.7 Two-wire Serial Interface Characteristics Table 27-4 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega16A Two-wire Serial Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 27-4. Table 27-3. Asynchronous External Interrupt Characteristics Symbol Parameter Condition Min Typ Max Units tINT Minimum pulse width for asynchronous external interrupt 50 ns Table 27-4. Two-wire Serial Bus Requirements Symbol Parameter Condition Min Max Units VIL Input Low-voltage -0.5 0.3 VCC V V IH Input High-voltage 0.7 V CC V CC + 0.5 V Vhys (1) Hysteresis of Schmitt Trigger Inputs 0.05 VCC (2) –V V OL (1) Output Low-voltage 3 mA sink current 0 0.4 V t r (1) Rise Time for both SDA and SCL 20 + 0.1C b (3)(2) 300 ns tof (1) Output Fall Time from VIHmin to VILmax 10 pF < Cb < 400 pF (3) 20 + 0.1Cb (3)(2) 250 ns t SP (1) Spikes Suppressed by Input Filter 0 50(2) ns I i Input Current each I/O Pin 0.1V CC < Vi < 0.9VCC -10 10 µA Ci (1) Capacitance for each I/O Pin – 10 pF f SCL SCL Clock Frequency f CK (4) > max(16f SCL, 250kHz) (5) 0 400 kHz Rp Value of Pull-up resistor f SCL ≤ 100 kHz f SCL > 100 kHz t HD;STA Hold Time (repeated) START Condition f SCL ≤ 100 kHz 4.0 – µs fSCL > 100 kHz 0.6 – µs tLOW Low Period of the SCL Clock f SCL ≤ 100 kHz (6) 4.7 – µs f SCL > 100 kHz (7) 1.3 – µs tHIGH High period of the SCL clock fSCL ≤ 100 kHz 4.0 – µs f SCL > 100 kHz 0.6 – µs t SU;STA Set-up time for a repeated START condition fSCL ≤ 100 kHz 4.7 – µs fSCL > 100 kHz 0.6 – µs VCC 0,4V – 3mA ---------------------------- 1000ns Cb ------------------- Ω VCC 0,4V – 3mA ---------------------------- 300ns Cb ---------------- Ω |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |