Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7732 Datasheet(PDF) 59 Page - Sitronix Technology Co., Ltd.

Part # ST7732
Description  262K Color Single-Chip TFT Controller/Driver
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7732 Datasheet(HTML) 59 Page - Sitronix Technology Co., Ltd.

Back Button ST7732 Datasheet HTML 55Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 56Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 57Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 58Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 59Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 60Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 61Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 62Page - Sitronix Technology Co., Ltd. ST7732 Datasheet HTML 63Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 168 page
background image
ST7732
Ver 1.5.2
2007-12
59
Table 9.9.6.3 Vertical and Horizontal Timing for RGB I/F
Specification
Item
Symbol
Condition
Min
Type.
Max
Unit
Vertical Timing
Vertical cycle period
TVP
GM=”00”&”01”
163
164
HS
Vertical low pulse width
TVS
1
4
HS
Vertical front porch
TVFP
1
1
512
HS
Vertical back porch
TVBP
1
512
HS
Vertical data start line
TVS + TVBP
2
3
512
HS
Vertical blanking period
TVBL
TVS + TVBP + TVFP
3
4
512
HS
Vertical active area
TVDISP
GM=”00”&”01”
160
HS
Vertical refresh rate
TVRR
Frame rate
61.75
65
68.25
Hz
Horizontal Timing
GM=”00”
131
511
PCLK
Horizontal cycle period
THP
GM=”01”
123
511
PCLK
Horizontal low pulse width
THS
1
63
PCLK
Horizontal front porch
THFP
1
63
PCLK
Horizontal back porch
THBP
1
63
PCLK
Horizontal data start point
THS + THBP
1
10
63
PCLK
Horizontal blanking period
THBL
3
20
256
PCLK
GM=”00”
128
PCLK
Horizontal active area
THDISP
GM=”01”
120
PCLK
TPCLKCYC
100
634
720
ns
fPCLKCYC
1.39
1.58
10
MHz
TPCLKCYC
100
670
767
ns
fPCLKCYC
1.30
1.49
10
MHz
TPCLKCYC
100
788
896
ns
Pixel clock cycle
fPCLKCYC
1.12
1.27
10
MHz
Note 1. VDDI=1.6 to 3.3V, VDD=2.5V to 3.3V, AGND=DGND=0V, Ta=-30 to 70℃
Note 2. Data lines can be set to “High” or “Low” during blanking time – Don’t care.
Note 3. HP is multiples of eight PCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com