Electronic Components Datasheet Search
  English  ▼

X  

WM8816 Datasheet(PDF) 4 Page - Wolfson Microelectronics plc

Part # WM8816
Description  Stereo Digital Volume Control
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8816 Datasheet(HTML) 4 Page - Wolfson Microelectronics plc

  WM8816 Datasheet HTML 1Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 2Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8816 Datasheet HTML 9Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
WM8816
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 1.1 September 2000
4
TEST CONDITIONS
AVDD = 5.0V, AGND = 0V, TA = 25°C, unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Performance
Gain = 0dB
13
N
Gain = -60dB
4
µV rms
Noise (Note 1)
VIN = 0V, VOUT with OP275,
A-weighed
Gain = mute
2.5
Total Harmonic Distortion plus
Noise
THD+N
VIN= 1Vrms, gain=0dB,
VOUT with OP275,
DC to 20 kHz
0.001
(100)
%
(dB)
Dynamic Range (Note 1)
DR
120
130
dB
Crosstalk (Note 1)
CR
Between channels,
gain=0dB, fIN=1kHz
-100
-110
dB
Digital Inputs / Outputs
Input low voltage
VIL
All digital inputs
0.3 DVDD
V
Input high voltage
VIH
All digital inputs
0.7 DVDD
V
Output low voltage
VOL
ILoad = 2mA
0.4
V
Output high voltage
VOH
ILoad = 2mA
DVDD -0.4
V
Control Interface Timing
Clock Frequency
fCCLK
1MHz
Period of CCLK high
tWHC
VIH to VIH
500
ns
Period of CCLK low
tWLC
VIL to VIL
500
ns
Rise time of CCLK
tRC
VIL to VIH
100
ns
Fall time of CCLK
tFC
VIH to VIL
100
ns
Hold time, CCLK high to CSB low
tHCHS
20
ns
Setup time, CSB low to CCLK
high
tSSLCH
100
ns
Setup time, valid DATA to CCLK
high
tSDCH
100
ns
Hold time, CCLK high to invalid
DATA
tHCHD
100
ns
Setup time, CCLK low to valid
DATA
tDCLD
Load = 100pF
200
ns
Hold time, CSB high or 16
th
CCLK low to invalid DATA
tDSZ
Load = 3.3k
Ω
20
200
ns
Hold time, 16
th CCLK high to
CSB high
tHLCHS
200
ns
Setup time, CSB high to CCLK
high
tSSHCH
200
ns
Note:
1.
Guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com