Electronic Components Datasheet Search
  English  ▼

X  

AM1808AZCED3 Datasheet(PDF) 75 Page - Texas Instruments

Part # AM1808AZCED3
Description  AM1808 ARM Microprocessor
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM1808AZCED3 Datasheet(HTML) 75 Page - Texas Instruments

Back Button AM1808AZCED3 Datasheet HTML 71Page - Texas Instruments AM1808AZCED3 Datasheet HTML 72Page - Texas Instruments AM1808AZCED3 Datasheet HTML 73Page - Texas Instruments AM1808AZCED3 Datasheet HTML 74Page - Texas Instruments AM1808AZCED3 Datasheet HTML 75Page - Texas Instruments AM1808AZCED3 Datasheet HTML 76Page - Texas Instruments AM1808AZCED3 Datasheet HTML 77Page - Texas Instruments AM1808AZCED3 Datasheet HTML 78Page - Texas Instruments AM1808AZCED3 Datasheet HTML 79Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 264 page
background image
OSCOUT
OSCIN
OSCVSS
Clock
Input
toPLL
NC
AM1808
www.ti.com
SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010
Figure 6-7. External 1.2V Clock Source
Table 6-3. OSCIN Timing Requirements for an Externally Driven Clock
PARAMETER
MIN
MAX
UNIT
fOSCIN
OSCIN frequency range
12
50
MHz
tc(OSCIN)
Cycle time, external clock driven on OSCIN
20
ns
tw(OSCINH) Pulse width high, external clock on OSCIN
0.4 tc(OSCIN)
ns
tw(OSCINL) Pulse width low, external clock on OSCIN
0.4 tc(OSCIN)
ns
tt(OSCIN)
Transition time, OSCIN
0.25P (1)
ns
tj(OSCIN)
Period jitter, OSCIN
0.02P(1)
ns
(1)
Where P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve noise immunity
on input signals.
6.6
Clock PLLs
The device has two PLL controllers that provide clocks to different parts of the system. PLL0 provides
clocks (though various dividers) to most of the components of the device. PLL1 provides clocks to the
mDDR/DDR2 Controller and provides an alternate clock source for the ASYNC3 clock domain. This allows
the peripherals on the ASYNC3 clock domain to be immune to frequency scaling operation on PLL0.
The PLL controller provides the following:
Glitch-Free Transitions (on changing clock settings)
Domain Clocks Alignment
Clock Gating
PLL power down
The various clock outputs given by the controller are as follows:
Domain Clocks: SYSCLK [1:n]
Auxiliary Clock from reference clock source: AUXCLK
Various dividers that can be used are as follows:
Post-PLL Divider: POSTDIV
SYSCLK Divider: D1, ¼, Dn
Various other controls supported are as follows:
PLL Multiplier Control: PLLM
Software programmable PLL Bypass: PLLEN
Copyright © 2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
75
Submit Documentation Feedback
Product Folder Link(s): AM1808



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com