| Electronic Components Datasheet Search |
|
AM1808AZCED3 Datasheet(PDF) 77 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM1808AZCED3 Datasheet(HTML) 77 Page - Texas Instruments |
|
77 / 264 page ![]() PLLDIV1 (/1) SYSCLK1 PLLDIV2 (/2) SYSCLK2 PLLDIV4 (/4) SYSCLK4 PLLDIV5 (/3) SYSCLK5 PLLDIV6 (/1) SYSCLK6 PLLDIV7 (/6) SYSCLK7 DIV4.5 1 0 EMIFA Internal Clock Source CFGCHIP3[EMA_CLKSRC] 1 0 PREDIV PLLM 1 0 Square Wave Crystal PLL1_SYSCLK3 PLLCTL[EXTCLKSRC] AUXCLK PLL PLLDIV3 (/3) SYSCLK3 DDR2/mDDR Internal Clock Source PLLDIV2 (/2) PLLDIV3 (/3) PLLDIV1 (/1) 0 1 PLLCTL[PLLEN] POSTDIV PLLM PLL 0 1 PLLCTL[PLLEN] PLLCTL[CLKMODE] POSTDIV PLLC0 OBSCLK (CLKOUT Pin) DIV4.5 OSCDIV PLL Controller 0 PLL Controller 1 SYSCLK2 SYSCLK3 SYSCLK1 OSCIN 14h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh SYSCLK1 SYSCLK2 SYSCLK3 SYSCLK4 SYSCLK5 SYSCLK6 SYSCLK7 PLLC1 OBSCLK OCSEL[OCSRC] 14h 17h 18h 19h SYSCLK1 SYSCLK2 SYSCLK3 OCSEL[OCSRC] OSCDIV PLLC1 OBSCLK AM1808 www.ti.com SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010 Figure 6-9. PLL Topology Copyright © 2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 77 Submit Documentation Feedback Product Folder Link(s): AM1808 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |