P89LPC985 datasheet(34/85 Pages) NXP

34 / 85 page

P89LPC980_982_983_985_2

Preliminary data sheet

Rev. 02 — 8 February 2010

34 of 85

NXP Semiconductors

P89LPC980/982/983/985

8-bit microcontroller with accelerated two-clock 80C51 core

7.5 Clock output

The P89LPC980/982/983/985 supports a user-selectable clock output function on the

XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if

another clock source has been selected (on-chip RC oscillator, watchdog oscillator,

external clock input on XTAL1) and if the RTC and WDT are not using the crystal oscillator

as their clock source. This allows external devices to synchronize to the

P89LPC980/982/983/985. This output is enabled by the ENCLK bit in the TRIM register.

The frequency of this clock output is 1

⁄

2 that of the CCLK. If the clock output is not needed

in Idle mode, it may be turned off prior to entering Idle, saving additional power.

7.6 On-chip RC oscillator option

The P89LPC980/982/983/985 has a 6-bit TRIM register that can be used to tune the

frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory

preprogrammed value to adjust the oscillator frequency to 7.373 MHz

± 1 % at room

temperature. End-user applications can write to the TRIM register to adjust the on-chip

RC oscillator to other frequencies. When the clock doubler option is enabled (UCFG2.7 =

1), the output frequency is 14.746 MHz. If CCLK is 8 MHz or slower, the CLKLP SFR bit

(AUXR1.7) can be set to logic 1 to reduce power consumption. On reset, CLKLP is logic 0

allowing highest performance access. This bit can then be set in software if CCLK is

running at 8 MHz or slower. When clock doubler option is enabled, BOE0 to BOE2 bits

(UCFG1[3:5]) are required to hold the device in reset at power-up until VDD has reached

its specified level.

7.7 Watchdog oscillator option

The watchdog has a separate oscillator which provide two option: 400 kHz and 25 kHz. It

is calibrated to

±10 % at 400 kHz. The oscillator can be used to save power when a high

clock frequency is not needed.

7.8 External clock input option

In this configuration, the processor clock is derived from an external source driving the

P3.1/XTAL1 pin. The rate may be from 0 Hz up to 18 MHz. The P3.0/XTAL2 pin may be

used as a standard port pin or a clock output. When using an oscillator frequency above

12 MHz, BOE0 to BOE2 bits (UCFG1[3:5]) are required to hold the device in reset at

power-up until VDD has reached its specified level.

7.9 Clock source switching on the fly

P89LPC980/982/983/985 can implement clock switching on any sources of watchdog

oscillator, 7 MHz/14 MHz internal RC oscillator, crystal oscillator and external clock input

during code is running. CLKOK bit in CLKCON register is used to indicate the clock switch

status. CLKOK is cleared when starting clock source switch and set when completed.

Notice that when CLKOK is ‘0’, writing to CLKCON register is not allowed.

P89LPC985 Datasheet(PDF) 34 Page - NXP Semiconductors

P89LPC985 Datasheet(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL