| Electronic Components Datasheet Search |
|
LMP7312 Datasheet(PDF) 3 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LMP7312 Datasheet(HTML) 3 Page - National Semiconductor (TI) |
|
3 / 22 page ![]() Symbol Parameter Conditions Min (Note 6) Typ (Note 5) Max (Note 6) Units V OCM_OS V OCM Output Offset (Note 8) V OCM = 2.5 V -20 20 mV V OUT Positive Output Voltage Swing R L = 10 kΩ, CL = 50 pF, +V IN= 15V, -VIN= -15V V+−0.2 V Negative Output Voltage Swing R L = 10 kΩ, CL = 50 pF, +V IN= -15V, -VIN= 15V V−+0.2 I OUT Short circuit current +V IN= -VIN = 2.5V, +VOUT, -VOUT/VR connected individually to either V+ or V- 10 mA Current limitation Internal current limiter 55 GBW Bandwidth Attenuation Mode, G = 0.096 V/V, R L =10 kΩ, C L = 50 pF 1.2 MHz Attenuation Mode, G = 0.192 V/V, R L = 10 kΩ, C L = 50 pF 1.0 Attenuation Mode, G = 0.384 V/V, R L = 10 kΩ, C L = 50 pF 560 kHz Attenuation Mode, G = 0.768 V/V, R L = 10 kΩ, C L = 50 pF 310 Amplification Mode, G = 1 V/V, R L = 10 kΩ, C L = 50 pF 530 kHz Amplification Mode, G = 2 V/V, R L = 10 kΩ, C L = 50 pF 280 SR Slew Rate R L = 10 kΩ, CL = 50 pF (Note 9) 1.4 V/ μsec THD+N Total Harmonic Distorsion + Noise Vout = 4.096 Vpp, f = 1KHz, R L = 10 kΩ 0.0026 % Electrical Characteristics (Serial Interface) (Note 4) Unless otherwise specified. All limits guaranteed for T A = 25°C, V + = 5V, V− = 0V, 2.7V < V IO < 5.5V Symbol Parameter Conditions Min (Note 6) Typ (Note 5) Max (Note 6) Units VIL Input Logic Low Threshold 0.8 V VIH Input Logic High Threshold (SDO pin) 2 V VOL Output logic Low Threshold (SDO pin) I SDO= 100µA 0.2 V I SDO= 2mA 0.4 VOH Output logic High Threshold I SDO= 100µA V IO-0.2 V I SDO= 2mA V IO-0.6 t 1 High Period, SCK (Note 10) 100 ns t 2 Low Period, SCK (Note 10) 100 ns t 3 Set Up Time, CS to SCK (Note 10) 50 ns t 4 Set Up Time, SDI to SCK (Note 10) 30 ns t 5 Hold Time, SCK to SDI (Note 10) 10 ns t 6 Prop. Delay, SCK to SDO (Note 10) 60 ns t 7 Hold Time, SCK Transition to CS Rising Edge (Note 10) 50 ns t 8 CS Inactive (Note 10) 100 ns t 9 Hold Time, SCK Transition to CS Falling Edge (Note 10) 10 ns t R/tF Signal Rise and Fall Times (Note 10) 1.5 5 ns 3 www.national.com |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |