Electronic Components Datasheet Search
  English  ▼

X  

TL16CP754C Datasheet(PDF) 32 Page - Texas Instruments

Part # TL16CP754C
Description  QUAD UARTS WITH 64-BYTE FIFO
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TL16CP754C Datasheet(HTML) 32 Page - Texas Instruments

Back Button TL16CP754C Datasheet HTML 28Page - Texas Instruments TL16CP754C Datasheet HTML 29Page - Texas Instruments TL16CP754C Datasheet HTML 30Page - Texas Instruments TL16CP754C Datasheet HTML 31Page - Texas Instruments TL16CP754C Datasheet HTML 32Page - Texas Instruments TL16CP754C Datasheet HTML 33Page - Texas Instruments TL16CP754C Datasheet HTML 34Page - Texas Instruments TL16CP754C Datasheet HTML 35Page - Texas Instruments TL16CP754C Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 49 page
background image
TL16CP754C, TL16CM754C, TL16C754C
SLLS644E – DECEMBER 2007 – REVISED MAY 2010
www.ti.com
Transmit Holding Register (THR)
The transmitter section consists of the transmit holding register (THR) and the transmit shift register (TSR). The
transmit holding register is actually a 64-byte FIFO. The THR receives data and shifts it into the TSR where it is
converted to serial data and moved out on the TX terminal. If the FIFO is disabled, location zero of the FIFO is
used to store the byte. Characters are lost if overflow occurs.
FIFO Control Register (FCR)
This is a write-only register which is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and
receiver trigger levels, and selecting the type of DMA Signaling. Table 11 shows FIFO control register bit
settings.
Table 11. FIFO Control Register (FCR) Bit Settings
BIT NO.
BIT SETTINGS
0 = Disable the transmit and receive FIFOs
0
1 = Enable the transmit and receive FIFOs
0 = No change
1
1 = Clears the receive FIFO and resets it’s counter logic to zero. Will return to zero after clearing FIFO.
0 = No change
2
1 = Clears the transmit FIFO and resets it’s counter logic to zero. Will return to zero after clearing FIFO.
0 = DMA Mode 0
3
1 = DMA Mode 1
Sets the trigger level for the TX FIFO:
00 – 8 spaces
5:4(1)
01 – 16 spaces
10 – 32 spaces
11 – 56 spaces
Sets the trigger level for the RX FIFO:
00 – 1 characters
7:6
01 – 4 characters
10 – 56 characters
11 – 60 characters
(1)
FCR[5
−4] can be modified and enabled only when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced
function.
Line Control Register (LCR)
This register controls the data communication format. The word length, number of stop bits, and parity type are
selected by writing the appropriate bits to the LCR. Table 12 shows line control register bit settings.
32
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): TL16CP754C TL16CM754C TL16C754C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com