Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS2156 Datasheet(PDF) 95 Page - Maxim Integrated Products

Part # DS2156
Description  T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS2156 Datasheet(HTML) 95 Page - Maxim Integrated Products

Back Button DS2156 Datasheet HTML 91Page - Maxim Integrated Products DS2156 Datasheet HTML 92Page - Maxim Integrated Products DS2156 Datasheet HTML 93Page - Maxim Integrated Products DS2156 Datasheet HTML 94Page - Maxim Integrated Products DS2156 Datasheet HTML 95Page - Maxim Integrated Products DS2156 Datasheet HTML 96Page - Maxim Integrated Products DS2156 Datasheet HTML 97Page - Maxim Integrated Products DS2156 Datasheet HTML 98Page - Maxim Integrated Products DS2156 Datasheet HTML 99Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 265 page
background image
DS2156
95 of 265
Register Name:
RSCSE1, RSCSE2, RSCSE3, RSCSE4
Register Description:
Receive Signaling Change-of-State Interrupt Enable
Register Address:
3Ch, 3Dh, 3Eh, 3Fh
(MSB)
(LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
RSCSE1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
RSCSE2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
RSCSE3
CH30
CH29
CH28
CH27
CH26
CH25
RSCSE4
Setting any of the CH1–CH30 bits in the RSCSE1–RSCSE4 registers causes an interrupt when that channel’s
signaling data changes state.
Register Name:
RSINFO1, RSINFO2, RSINFO3, RSINFO4
Register Description:
Receive Signaling Change-of-State Information
Register Address:
38h, 39h, 3Ah, 3Bh
(MSB)
(LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
RSINFO1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
RSINFO2
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
RSINFO3
CH30
CH29
CH28
CH27
CH26
CH25
RSINFO4
When a channel’s signaling data changes state, the respective bit in registers RSINFO1–4 is set. An interrupt is
generated if the channel was also enabled as an interrupt source by setting the appropriate bit in RSCSE1–4. The
bit remains set until read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com