Electronic Components Datasheet Search
  English  ▼

X  

PCF8532 Datasheet(PDF) 17 Page - NXP Semiconductors

Part # PCF8532
Description  Universal LCD driver for low multiplex rates
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8532 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button PCF8532 Datasheet HTML 13Page - NXP Semiconductors PCF8532 Datasheet HTML 14Page - NXP Semiconductors PCF8532 Datasheet HTML 15Page - NXP Semiconductors PCF8532 Datasheet HTML 16Page - NXP Semiconductors PCF8532 Datasheet HTML 17Page - NXP Semiconductors PCF8532 Datasheet HTML 18Page - NXP Semiconductors PCF8532 Datasheet HTML 19Page - NXP Semiconductors PCF8532 Datasheet HTML 20Page - NXP Semiconductors PCF8532 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 49 page
background image
PCF8532
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 10 February 2011
17 of 49
NXP Semiconductors
PCF8532
Universal LCD driver for low multiplex rates
When display data is transmitted to the PCF8532 the received display bytes are stored in
the display RAM in accordance with the selected LCD drive mode. The data is stored as it
arrives and does not wait for the acknowledge cycle as with the commands. Depending on
the current multiplex drive mode, data is stored singularly, in pairs, triples, or quadruples.
To illustrate the filling order, an example of a 7-segment numeric display showing all drive
modes is given in Figure 12; the RAM filling organization depicted applies equally to other
LCD types.
The following applies to Figure 12:
• In static drive mode the eight transmitted data bits are placed in row 0 as one byte.
• In 1:2 multiplex drive mode the eight transmitted data bits are placed in pairs into
row 0 and 1 as two successive 4-bit RAM words.
• In 1:3 multiplex drive mode the eight bits are placed in triples into row 0, 1, and 2 as
three successive 3-bit RAM words, with bit 3 of the third address left unchanged. It is
not recommended to use this bit in a display because of the difficult addressing. This
last bit may, if necessary, be controlled by an additional transfer to this address but
care should be taken to avoid overwriting adjacent data because always full bytes are
transmitted.
• In 1:4 multiplex drive mode, the eight transmitted data bits are placed in quadruples
into row 0, 1, 2, and 3 as two successive 4-bit RAM words.
The display RAM bitmap shows the direct relationship between the display RAM addresses and
the segment outputs; and between the bits in a RAM word and the backplane outputs.
Fig 11. Display RAM bitmap
0
0
1
2
3
1234
155 156 157 158 159
display RAM addresses (columns)/segment outputs (S)
display RAM bits
(rows)/
backplane outputs
(BP)
001aah853



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com