PCIMX536AVV8B datasheet(32/180 Pages) FREESCALE

32 / 180 page

i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1

Freescale Semiconductor

Electrical Characteristics

4.3.3

Low Voltage I/O (LVIO) DC Parameters

The parameters in Table 14 are guaranteed per the operating ranges in Table 6, unless otherwise noted.

The LVIO pads operate only as inputs.

3 The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as

the limitations for overshoot and undershoot.

4 Use an off-chip pull resistor of less than 60k

Ω to override this keeper.

Table 14. LVIO DC Electrical Characteristics

DC Electrical Characteristics

Symbol

Test Conditions

Min

Typ

Max

Unit

High-Level DC input voltage1, 2

1 Overshoot and undershoot conditions (transitions above OVDD and below GND) on switching pads must be held below 0.6 V,

and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be

controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other

methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

2 To maintain a valid level, the transition edge of the input must sustain a constant slew rate (monotonic) from the current DC

level through to the target DC level, VIL or VIH. Monotonic input transition time is from 0.1 ns to 1 s. VIL and VIH do not apply

when hysteresis is enabled.

VIH

—

0.7

× OVDD

—

OVDD

Low-Level DC input voltage1, 2

VIL

—

0.3

× OVDD

Input Hysteresis

VHYS

OVDD = 1.875 V

OVDD = 2.775 V

0.35

0.62

1.27

—V

Schmitt trigger VT+2, 3

3 Hysteresis of 350 mV is guaranteed over all operating conditions when hysteresis is enabled.

VT+

—

0.5

× OVDD

—

Schmitt trigger VT–2, 3

VT–

—

0.5

× OVDD

Input current (no pull-up/down)

IIN

VI = 0 V

VI = OVDD

—

1.7

250

120

Input current (22 k

Ω Pull-up)

IIN

VI = 0 V

VI = OVDD

—

161

0.12

μA

Input current (47 k

Ω Pull-up)

IIN

VI = 0 V

VI = OVDD

——

0.12

μA

Input current (100 k

Ω Pull-up)

IIN

VI = 0 V

VI = OVDD

——

0.12

μA

Input current (100 k

Ω Pull-down)

IIN

VI = 0 V

VI = OVDD

—

0.25

μA

Keeper Circuit Resistance

—

OVDD = 1.875 V

OVDD = 2.775 V

—

1254

125

4 Use an off-chip pull resistor of less than 60k

Ω to override this keeper.

—

PCIMX536AVV8B Datasheet(PDF) 32 Page - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL