PCF2123TS datasheet(42/63 Pages) NXP

42 / 63 page

PCF2123

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 27 April 2011

42 of 63

NXP Semiconductors

PCF2123

SPI Real time clock/calendar

13. Dynamic characteristics

Table 45.

SPI-bus characteristics

VSS =0V; Tamb = −40 °C to +85 °C. All timing values are valid within the operating supply voltage and temperature range and

referenced to VIL and VIH with an input voltage swing of VSS to VDD.

Symbol

Parameter

Conditions

VDD = 1.6 V

VDD = 2.4 V

VDD = 3.3 V

VDD = 5.0 V

Unit

Min

Max

Min

Max

Min

Max

Min

Max

Timing characteristics (see Figure 28)

fclk(SCL)

SCL clock frequency

2.9

4.54

5.71

8.0

MHz

tSCL

SCL time

345

220

175

125

tclk(H)

clock HIGH time

tclk(L)

clock LOW time

200

120

rise time

for SCL signal

100

fall time

for SCL signal

100

tsu(CE)

CE set-up time

th(CE)

CE hold time

trec(CE)

CE recovery time

tw(CE)

CE pulse width

measured after valid

subaddress is

received

0.99

tsu

set-up time

set-up time for SDI

data

-3

-2

-ns

hold time

hold time for SDI data 25

td(R)SDO

SDO read delay time

bus load = 50 pF

190

108

tdis(SDO)

SDO disable time

no load value; bus will

be held up by bus

capacitance; use RC

time constant with

application values

tt(SDI-SDO) transition time from

SDI to SDO

to avoid bus conflict

PCF2123TS Datasheet(PDF) 42 Page - NXP Semiconductors

PCF2123TS Datasheet(HTML) 42 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL