| Electronic Components Datasheet Search |
|
AD9837 Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9837 Datasheet(HTML) 4 Page - Analog Devices |
|
4 / 28 page ![]() AD9837 Rev. 0 | Page 4 of 28 TIMING CHARACTERISTICS VDD = 2.3 V to 5.5 V, AGND = DGND = 0 V, unless otherwise noted. Table 2. Parameter1 Limit at TMIN to TMAX Unit Description t1 62.5 ns min MCLK period (fMCLK = 16 MHz) t2 25 ns min MCLK high duration (fMCLK = 16 MHz) t3 25 ns min MCLK low duration (fMCLK = 16 MHz) t4 25 ns min SCLK period t5 10 ns min SCLK high duration t6 10 ns min SCLK low duration t7 5 ns min FSYNC to SCLK falling edge setup time t8 10 ns min SCLK falling edge to FSYNC rising edge time t4 − 5 ns max t9 5 ns min Data setup time t10 3 ns min Data hold time t11 5 ns min SCLK high to FSYNC falling edge setup time 1 Guaranteed by design; not production tested. Timing Diagrams t2 t1 MCLK t3 Figure 2. Master Clock t5 t4 t6 t7 t8 t10 t9 4 1 D 5 1 D D0 D1 D2 D14 SCLK FSYNC SDATA D15 t11 Figure 3. Serial Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |