Electronic Components Datasheet Search
  English  ▼

X  

ADF4151 Datasheet(PDF) 12 Page - Analog Devices

Part # ADF4151
Description  Fractional-N/Integer-N PLL Synthesizer
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4151 Datasheet(HTML) 12 Page - Analog Devices

Back Button ADF4151 Datasheet HTML 8Page - Analog Devices ADF4151 Datasheet HTML 9Page - Analog Devices ADF4151 Datasheet HTML 10Page - Analog Devices ADF4151 Datasheet HTML 11Page - Analog Devices ADF4151 Datasheet HTML 12Page - Analog Devices ADF4151 Datasheet HTML 13Page - Analog Devices ADF4151 Datasheet HTML 14Page - Analog Devices ADF4151 Datasheet HTML 15Page - Analog Devices ADF4151 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
ADF4151
Data Sheet
Rev. B | Page 12 of 28
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4151 allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 (for details, see
Figure 21). Figure 17 shows the MUXOUT section in block
diagram form.
DGND
DVDD
CONTROL
MUX
MUXOUT
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N COUNTER OUTPUT
DGND
RESERVED
THREE-STATE-OUTPUT
DVDD
R COUNTER INPUT
Figure 17. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4151 digital section includes a 10-bit RF R counter,
a 16-bit RF N counter, a 12-bit FRAC counter, and a 12-bit
modulus counter. Data is clocked into the 32-bit shift register
on each rising edge of CLK. The data is clocked in MSB first.
Data is transferred from the shift register to one of six latches
on the rising edge of LE. The destination latch is determined
by the state of the three control bits (C3, C2, and C1) in the
shift register. There are three LSBs: DB2, DB1, and DB0, as
shown in Figure 2. The truth table for these bits is shown in
Table 5. Figure 18 shows a summary of how the latches are
programmed.
Table 5. C3, C2, and C1 Truth Table
Control Bits
C3
C2
C1
Register
0
0
0
Register 0 (R0)
0
0
1
Register 1 (R1)
0
1
0
Register 2 (R2)
0
1
1
Register 3 (R3)
1
0
0
Register 4 (R4)
1
0
1
Register 5 (R5)
PROGRAM MODES
Figure 19 through Figure 24 show how the program modes are
to be set up in the ADF4151.
A number of settings in the ADF4151 are double buffered.
These include the modulus value, phase value, R counter
value, reference doubler, reference divide-by-2, and current
setting. This means that two events must occur before the
part uses a new value of any of the double-buffered settings.
First, the new value is latched into the device by writing to the
appropriate register. Second, a new write must be performed
on Register R0. For example, any time the modulus value is
updated, Register R0 must be written to, thus ensuring that the
modulus value is loaded correctly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com