MF5 datasheet(4/18 Pages) TI1

4 / 18 page

Filter Electrical Characteristics Va e 5Vg 05% Vb eb5Vg 05% unless otherwise noted Boldface

limits apply over temperature TMIN s TA s TMAX For all other limits TA e 25 C (Continued)

Typical

Tested

Design

Parameter

Conditions

(Note 6)

Limit

Units

(Note 7)

(Note 8)

Output

BP LP pins

RL e 5kX

Swing (Min)

NAPHP pin

RL e 35 kX

Vpin9ea5V

Dynamic Range

(501 CLK ratio)

(Note 4)

Vpin9eb5V

(1001 CLK ratio)

Maximum Output Short Circuit

Source

Current (Note 5)

Sink

OP-AMP Electrical Characteristics Va ea5V g05% Vb eb5V g05% unless other noted Bold-

face limits apply over temperature TMIN s TA s TMAX For all other limits TA e 25 C

Typical

Tested

Design

Parameter

Conditions

(Note 6)

Limit

Units

(Note 7)

(Note 8)

Gain Bandwidth Product

MHz

Output Voltage Swing (Min)

RL e 35 kX

Slew Rate

V ms

DC Open-Loop Gain

Input Offset Voltage (Max)

Input Bias Current

Maximum Output

Source

Short Circuit

Current (Note 5)

Sink

Logic Input Characteristics Boldface limits apply over temperature T

MIN

TA s TMAX

All other limits TA e 25 C

Typical

Tested

Design

Parameter

Conditions

(Note 6)

Limit

Units

(Note 7)

(Note 8)

CMOS Clock

Min Logical ‘‘1’’

Input

Input Voltage

Va ea5V Vb eb5V

Max Logical ‘‘0’’

VLSh e0V

Input Voltage

Min Logical ‘‘1’’

Input Voltage

Va ea10V Vb e 0V

Max Logical ‘‘0’’

VLSh ea5V

Input Voltage

TTL Clock

Min Logical ‘‘1’’

Input

Input Voltage

Va ea5V Vb eb5V

Max Logical ‘‘0’’

VLSh e 0V

Input Voltage

Note 1

The typical junction-to-ambient thermal resistance (iJA) of the 14 pin N package is 160 CW and 82 CW for the M package

Note 2

The accuracy of the Q value is a function of the center frequency (fo) This is illustrated in the curves under the heading ‘‘Typical Performance

Characteristics’’

Note 3

Vos1 Vos2 and Vos3 refer to the internal offsets as discussed in the Application Information section 34

Note 4

For g5V supplies the dynamic range is referenced to 282V rms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 mV rms for

the MF5 with a 501 CLK ratio and 280 mV rms for the MF5 with a 1001 CLK ratio

Note 5

The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to

the negative supply The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting

that output to the positive supply These are the worst case conditions

Note 6

Typicals are at 25 C and represent most likely parametric norm

Note 7

Guaranteed and 100% tested

Note 8

Guaranteed but not 100% tested These limits are not used to calculate outgoing quality levels

MF5 Datasheet(PDF) 4 Page - Texas Instruments

MF5 Datasheet(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL