Electronic Components Datasheet Search
  English  ▼

X  

AD5011 Datasheet(PDF) 2 Page - Analog Devices

Part # AD5011
Description  2 Pair/1 Pair ETSI Compatible HDSL Analog Front End
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5011 Datasheet(HTML) 2 Page - Analog Devices

  AD5011 Datasheet HTML 1Page - Analog Devices AD5011 Datasheet HTML 2Page - Analog Devices AD5011 Datasheet HTML 3Page - Analog Devices AD5011 Datasheet HTML 4Page - Analog Devices AD5011 Datasheet HTML 5Page - Analog Devices AD5011 Datasheet HTML 6Page - Analog Devices AD5011 Datasheet HTML 7Page - Analog Devices AD5011 Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
Parameter
AD5011B
Units
Test Conditions/Comments
Min
Typ
Max
TRANSMITCHANNEL
Signal to Noise
2
68
71
dB
FOUT = 73 kHz
Total Harmonic Distortion
2
66
71
dB
FOUT = 73 kHz
TRANSMITDAC
Resolution
14
Bits
Clock Frequency
18.688
MHz
Coding
2s Complement
Output Update Rate
3
1168
kHz
Output Voltage
1
Vpp Diff
TRANSMIT FILTER
Cutoff Frequency
4
49 - 120.8
kHz
Bottom Range (8 kHz steps)
108 - 265
kHz
Mid Range (18 kHz steps)
235 - 580
kHz
Top Range (40.5 kHz steps)
Corner Frequency Accuracy
+5
+10
%
Adjacent Corner Step
+40
% nom
LINE DRIVER
5
VCM
1.5
V
Common Mode Voltage Error
+100
mV
Output Power
13.5
dBm
Output Voltage
4
Vpp Diff
Tx-GAIN = 0
2
Vpp Diff
Tx-GAIN = 1
Channel Gain Accuracy
+1
dB
RECEIVECHANNEL
Signal to (Noise + Distortion)
6
66
68
dB
FIN = 73 kHz
Total Harmonic Distortion
68
71
dB
FIN = 73 kHz
HYBRIDINTERFACE
Input Voltage Range
5
Vpp Diff
PGA = 0 dB
Common Mode Input Voltage
1.5
V
Input Impedance
10
k W
Input Offset Voltage
80
mV
PGA = 0 dB
PROGRAMMABLE GAIN AMPLIFIER
7
For all Gain Settings from -6 dB to +9 dB
Overall Gain Accuracy
+1
dB
Gain Step
3
dB
Gain Step Accuracy
+0.25
dB
RECEIVE FILTER
Cutoff Frequency
4
49 - 120.8
kHz
Bottom Range (8 kHz steps)
108 - 265
kHz
Mid Range (18 kHz steps)
235 - 580
kHz
Top Range (40.5 kHz steps)
Accuracy
+5
+10
%
Adjacent Corner Step
+40
% nom
Output Load Capacitance
20
pF
Output Load Resistance
TBD
W
RECEIVEADC
Resolution
12
Bits
Coding
2s Complement
Sample Rate
2.32
MHz
LOGICINPUTS
Input Logic High, VINH
8
23
V
Input Logic Low, VINL
0
0.2
V
IIN, Input Current
+10
m
AVIN = 0 V to DVDD
CIN, Input Capacitance
10
pF
REV PrA
–2–
AD5011–SPECIFICATIONS1
(VDD = +3.15 V to +3.45 V; AGND = DGND = 0 V; TA = TMIN to TMAX unless otherwise
noted)
PRELIMINARY TECHNICAL DATA



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com