PCAL9535APW datasheet(16/46 Pages) NXP

16 / 46 page

PCAL9535A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 28 September 2012

16 of 46

NXP Semiconductors

PCAL9535A

Low-voltage 16-bit I2C-bus I/O port with interrupt and Agile I/O

7.2 Reading the port registers

In order to read data from the PCAL9535A, the bus master must first send the

PCAL9535A address with the least significant bit set to a logic 0 (see Figure 4

“PCAL9535A device address”). The command byte is sent after the address and

determines which register will be accessed. After a restart, the device address is sent

again, but this time the least significant bit is set to a logic 1. Data from the register

defined by the command byte is sent by the PCAL9535A (see Figure 9, Figure 10 and

Figure 11). Data is clocked into the register on the falling edge of the acknowledge clock

pulse. After the first byte is read, additional bytes may be read but the data now reflects

the information in the other register in the pair. For example, if Input Port 1 is read, the

next byte read is Input Port 0. There is no limit on the number of data bytes received in

one read transmission, but on the final byte received the bus master must not

acknowledge the data.

After a subsequent restart, the command byte contains the value of the next register to be

read in the pair. For example, if Input Port 1 was read last before the restart, the register

that is read after the restart is the Input Port 0.

Remark: Transfer can be stopped at any time by a STOP condition.

Fig 9.

Read from register

START condition

R/W

acknowledge

from slave

002aah374

acknowledge

from slave

SDA

acknowledge

from master

DATA (first byte)

slave address

STOP

condition

(repeated)

START condition

(cont.)

A2 A1 A0

R/W

acknowledge

from slave

slave address

at this moment master-transmitter becomes master-receiver

and slave-receiver becomes slave-transmitter

no acknowledge

from master

A2 A1 A0

data from lower or

upper byte of register

LSB

MSB

DATA (last byte)

data from upper or

lower byte of register

LSB

MSB

0/1 0

0 0/1 0/1 0/1 0/1

command byte

PCAL9535APW Datasheet(PDF) 16 Page - NXP Semiconductors

PCAL9535APW Datasheet(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL